

DIO59110A/B/C/D USB-Compliant Single-cell Li-Ion 1.5A Switching Charger with USB-OTG Boost Regulator

Features

- Fully Integrated, High-Efficiency Charger for Single-Cell Li-Ion and Li-Polymer Battery Packs
- Faster Charging than Linear
- Charge Voltage Accuracy: ±0.5% (A:4.2V,B:4.3V,C:4.35V,D:4.4V)
- ±7% Input Current Regulation Accuracy
- ±7% Charge Current Regulation Accuracy
- 26V Absolute Maximum Input Voltage
- 6V Maximum Input Operating Voltage
- 1.5A Maximum Charge Rate
- 2MHz Synchronous Buck PWM Controller with Wide Duty Cycle Range
- Small Footprint 1µH External Inductor
- Dynamic Input Voltage Control
- Low Reverse Leakage to Prevent Battery
 Drain to VBUS
- 5V, 500mA Boost Mode for USB OTG for 3.2V to 4.5V Battery Input
- Available in DFN3*3-12 Package

Descriptions

The DIO59110 combines a highly integrated switch-mode charger, to minimize single-cell Lithium-ion (Li-ion) charging time from a USB power source, and a boost regulator to power a USB peripheral from the battery.

The charger and boost regulator circuits switch at 2MHz to minimize the size of external passive components.

The DIO59110 provides battery charging in three phases: conditioning, constant current and constant voltage.

To ensure USB compliance, the input current limit can be changed.

The integrated circuit (IC) automatically restarts the charge cycle when the battery falls below an internal threshold. If the input source is removed, the IC enters a high-impedance mode, preventing leakage from the battery to the input. Charge current is reduced when the die temperature reaches at 120°C, protecting the device and PCB from damage.

The DIO59110 can operate as a boost regulator on command from the system. The boost regulator includes a soft-start that limits inrush current from the battery and uses the same external components used for charging the battery.

Applications


- Cell Phones, Smart Phones, PDAs
- Tablet, Portable Media Players
- Gaming Device, Digital Cameras

Ordering Information

Order Part Number	Top Marking		TA	Package	
DIO59110XCD12	59110X	Green	-40 to 85°C	DFN3*3-12	Tape & Reel, 5000



Pin Assignments





Pin Definitions

Name	Description
OTG	On-The-Go, high active.
NTC	Monitor battery temperature input connected to the battery NTC resistor (10k Ω).
DISABLE	Charging enable input, charging start when disable is low.
CTRL	CTRL=0, input current limit is 500mA. CTRL=1, input current is no limit.
STAT	Status. Open-drain output indicating charge status. The IC pulls this pin LOW when charging, and pulses STAT pin when fault.
BAT	Battery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 0.1µF capacitor to GND if the battery is connected through long leads.
CSIN	Charging current detection input terminal.
VBUS	Charger Input Voltage and USB-OTG output voltage. Bypass with a 1µF capacitor to PGND.
PMID	Power Input Voltage. Power input to the charger regulator, bypass point for the input current sense, and high-voltage input switch. Bypass with a minimum of 10μ F, 6.3V capacitor to PGND.
SW	Switching Node. Connect to output inductor.
GND	Ground.
Thermal Pad	Exposed pad beneath the IC for heat dissipation. Always solder thermal pad to the board, and have via on the thermal pad plane star-connecting to GND.



Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter		Rating	Unit	
	Continuous	-1.4 to 26.0	V	
VBUS Voltage	Pulsed, 100ms Maximum Non-Repetitive	-2.0 to 26.0	v	
STAT Voltage		-0.3 to 26.0	V	
PMID Voltage		6.5	V	
SW, CSIN, VBAT, DISABLE Voltage		-0.3 to 6.5	v	
Voltage on Other Pins		-0.3 to 6.5	V	
Maximum V _{BUS} Slope above 5.5	W when Boost or Charger are Active	4	V/µs	
ESD	НВМ	2000	- V	
ESD	CDM	500		
Junction Temperature		-40 to 150	°C	
Storage Temperature		-65 to 150	°C	
Lead Soldering Temperature, 10) Seconds	260	°C	

Recommend Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended Operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not Recommend exceeding them or designing to Absolute Maximum Ratings.

Parameter		Rating	Unit
Supply Voltage		4 to 6	V
Maximum Battery Voltage when Boost enabled		4.5	V
Negative VBUS Slew Rate during VBUS Short Circuit, $C_{MID} \leqslant 4.7 \mu F$	T _A ≪60°C	4	
	T _A ≥60°C	2	V/µs
Ambient Temperature		-30 to 85	°C
Junction Temperature		-30 to 120	°C



Electrical Characteristics

 V_{IN} = 5V, T_A = 25°C, unless otherwise specified.

$V_{IN} = 5V, T_A = 2$	25°C, unless otherwise specified.					
Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
Power Supp	lies					
		V _{BUS} >V _{BUS(min)} , PWM Switching		10		mA
I _{VBUS}	VBUS Current	V _{BUS} > V _{BUS(min)} ; PWM Enabled, Not Switching		0.2		mA
		DISABLE=1		96		μA
I _{LKG}	VBAT to VBUS Leakage Current	0°C <t<sub>J<85°C, V_{BAT}=4.2V,V_{BUS}=0V</t<sub>		1.6	5.0	μA
I _{BAT}	Battery is charge Current in High- Impedance Mode	DISABLE=1, 0°C <t<sub>J<85°C, V_{BAT}=4.2V</t<sub>		12	20	μΑ
Charger Vo	Itage Regulation					
	Charge Voltage Range		4.2		4.4	
V _{OREG}	Charge Voltage Accuracy	T _A =25°C	-0.5%		0.5%	V
		T _J =0 to 125°C	-1%		1%	
Charging C	urrent Regulation		- L		J	
I _{OCHRG}	Output Charge Current Range	I _{OCHRG} =101.9mV/ R _{SENSE} R _{SENSE} =68mΩ		1498]	mA
	Charge Current Accuracy Across R _{SENSE}		-7		7	%
Logic Level	IS: DISABLE, SDA, SCL, OTG		·		J	
V _{IH}	High-Level Input Voltage		1.05			V
VIL	Low-Level Input Voltage				0.4	V
l _{iN}	Input Bias Current	Input=5V		5.0		μA
Charge Terr	mination Detection		- I		L	L
	Termination Current Range	I _(TERM) =9.38mV/ R _{SENSE}		138		mA
I _(TERM)	Termination Current Accuracy	$R_{SENSE} = 68 m \Omega$	-25		25	%
"(1 ENW)	Termination Current Deglitch Time			30		ms
Input Power	r Source Detection					
V _{IN(MIN)}	VBUS Input Voltage Rising	To Initiate and Pass VBUS Validation	3.75	4	4.25	V
V _{hys}				0.3		V
t _{VBUS_VALID}	VBUS Validation Time			30		ms
Special Cha	arger (V _{BUS})					I
V _{SP}	Special Charger VBUS Voltage			4.525		V
					<u> </u>	<u> </u>

4



		DIO59110					
	Special Charger Set point Accuracy		-4		4	%	
Input Curre	nt Limit		•		L		
	land Ourse at Lineit Three sheets	CTRL=0	470	500	530		
I _{INLIM}	Input Current Limit Threshold	CTRL=1		No limit		mA	
Battery Rec	harge Threshold		•		L		
	Recharge Threshold	Below V _(OREG)	70	100	130	mV	
Vrch	Deglitch Time	V _{BAT} Falling Below V _{RCH} Threshold		30		ms	
STAT Outp	ut					•	
V _{STAT(OL)}	STAT Output Low	I _{STAT} =10mA			0.4	V	
I _{STAT(OH)}	STAT High Leakage Current	V _{STAT} =5V			1	μA	
Sleep Com	parator				L		
V_{SLP}	Sleep-Mode Entry Threshold, V _{BUS} V _{BAT}	4V≪V _{BAT} ≪V _{OREG} , V _{BUS} Falling	0	0.04	0.1	V	
V _{SLP-EXIT}	Sleep-Mode Exit Threshold, V _{BUS} – V _{BAT}			0.1		V	
t _{SLP_EXIT}	Deglitch Time for VBUS Rising Above V_{BAT} by V_{SLP}	Rising Voltage		30		ms	
Power Swit	ches						
	Q3 On Resistance(VBUS to PMID)	I _{IN(LIMIT)} =500mA		86			
R _{DS(ON)}	Q1 On Resistance(PMID to SW)			85		mΩ	
	Q2 On Resistance(SW to GND)			75			
Charger PV	/M Modulator						
fsw	Oscillator Frequency		1.7	2	2.3	MHz	
D _{MAX}	Maximum Duty Cycle				100	%	
D _{MIN}	Minimum Duty Cycle			6		%	
I _{SYNC}	Synchronous to Non-Synchronous Current Cut-Off Threshold	Low-Side MOSFET(Q2) Cycle-by- Cycle Current Limit		300		mA	
Boost Mode	e Operation					•	
N	Peacet Output Voltage at VPUS	$2.5V < V_{BAT} < 4.5V$, I_{LOAD} from 0 to 200mA	4.88	5.15	5.25	N	
V _{BOOST}	Boost Output Voltage at VBUS	$3.0V < V_{BAT} < 4.5V$, I_{LOAD} from 0 to $500mA$	4.85	5.15	5.25		
I _{BAT(BOOST)}	Boost Mode Quiescent Current	PFM Mode, V _{BAT} =3.6V, I _{OUT} =0		120	250	μA	
I _{LIMPK(BST)}	Q2 Valley Current Limit		1200	1600	2000	mA	
UVLO _{BST}	Minimum Battery Voltage for Boost	While Boost Active		2.6		V	

5




		DI059110				
	Operation	To Start Boost Regulator		2.7		
Battery Dete	ection					
IDETECT	Battery Detection Sink Current	Begins after Charge Termination Detected		10		mA
t _{DETECT}	Battery Detection Time			30		ms
Protection a	and Timers				<u> </u>	
	VBUS Over-Voltage Shutdown	V _{BUS} Rising	5.82	6	6.2	V
VBUS _{OVP}	Hysteresis	V _{BUS} Falling		200		mV
ILIMPK(CHG)	Q1 Cycle-by-Cycle Peak Current Limit	Charge Mode		3		А
Veueee	Battery Short-Circuit Threshold	V _{BAT} Rising	1.95	2	2.05	V
V _{SHORT}	Hysteresis	V _{BAT} Falling		100		mV
I _{SHORT}	Linear Charging Current	V _{BAT} <v<sub>SHORT</v<sub>	20	30	40	mA
	Thermal Shutdown Threshold	T _J Rising		145		
T _{SHUTDWN}	Hysteresis	T_J Falling		10		°C
T _{CF}	Thermal Regulation Threshold	Charge Current Reduction Begins		120		°C
t _{INT}	Detection Interval			30		ms
NTC			1	1	1	
T _{DET_RANGE}	Detected temperature range	R _{NTC} =10 KΩ	0		50	°C
V _{NTC_HOT}	High temperature detection voltage threshold	Battery temperature rise		0.12		V
	High temperature detection voltage hysteresis	Battery temperature drop		40		mV
V _{NTC_COLD}	Low temperature detection voltage threshold	Battery temperature drop		0.9		V
	Low temperature detection voltage hysteresis	Battery temperature rise		60		mV
Notes:						

Notes:

1. Negative current is current flowing from the battery to VBUS (discharging the battery).

2. Q2 always turn on for 75ns, then turns off if current is below I_{SYNC}.





dioo

Application Information

Circuit Description/Overview

When charging batteries with a current-limited input source, such as USB, a switching charger's high efficiency over a wide range of output voltages minimizes charging time.

DIO59110 combines a highly integrated synchronous buck regulator for charging with a synchronous boost regulator, which can supply 5V to USB On-The-Go (OTG) peripherals. The regulator employs synchronous rectification for both the charger and boost regulators to maintain high efficiency over a wide range of battery voltages and charge states.

The DIO59110 has three operating modes:

- 1. Charge Mode:
- Charge a signal-cell Li-ion or Li-polymer battery.
- 2. Boost Mode:

Provides 5V power to USB-OTG with an integrated synchronous rectification boost regulator using the battery as input.

3. High-Impedance Mode:

Both the boost and charging circuits are OFF in this mode. Current flow from VBUS to the battery or from the battery to VBUS is blocked in this mode. This mode consumers very little current from VBUS or the battery.

Charge Mode

In charge Mode, DIO59110 employs four regulation loops:


- 1. Input Current: Limits the amount of current drawn from VBUS. This current is sensed internally and can be set by CTRL pin.
- 2. Charging Current: Limits the maximum charging current. This current is sensed using an external R_{SENSE} resistor.
- 3. Charge Voltage: The regulator is restricted from exceeding this voltage. As the internal battery voltage roses, the battery's internal impedance and R_{SENSE} work in conjunction with the charge voltage regulation to decrease the amount of current flowing to the battery. Battery charging is completed when the voltage across R_{SENSE} drops below the I_{TERM} threshold.
- 4. Temperature: If the IC's junction temperature reaches 120 °C, charge current is reduced until the IC's temperature stabilizes at 120 °C.
- An additional loop limits the amount of drop on VBUS to a voltage (V_{SP}) to accommodate "special chargers" that limit current to a lower current than might be available from a "normal" USB wall charger.


Battery Charging Curve

If the battery voltage is below V_{SHORT} , a linear current source pre-charges the battery until V_{BAT} reaches V_{SHORT} . The PWM charging circuit is then started and the battery is charged with a constant current if sufficient input power is available. The current slew rate is limited to prevent overshoot.

The DIO59110 is designed to work with a current-limited input source at VBUS. During the current regulation phase of charging, I_{INLIM} limits the current available to charge the battery and power the system. The effect of I_{INLIM} on I_{CHARGE} can be see in Figure 5.










Figure 5. Charge Curve, IINLIM Limits ICHARGE

Assuming that V_{OREG} is programmed to the cell's fully charged "float" voltage, the current that the battery accepts with the PWM regulator limiting its output (sensed at VBAT) to V_{OREG} declines, and the charger enters the voltage regulation phase of charging. When the current declines to I_{TERM} value, the charge cycle is complete.

A new charge cycle begins when one of the following occurs:

- The battery voltage falls below Voreg-VRCH
- VBUS Power on Reset (POR) clears and the battery voltage is below the V_{SHORT}.
- Reset DISABLE pin .

PWM Controller in Charge Mode

The IC uses a current-mode PWM controller to regulator the output voltage and battery charge currents. The synchronous rectifier (Q2) has a current limit that which off the FET when the current is negative by more than 400mA peak. This prevents current flow from battery.

VBUS POR/Non-Compliant Charger Rejection

When the IC detects that VBUS has risen above $V_{IN(MIN)}$ (4.3V), the IC applies a 250 Ω load from VBUS to GND. To clear the VBUS POR (Power-On-Reset) and begin charging, VBUS must remain above $V_{IN(MIN)}$ and below VBUS_{OVP} for t_{VBUS_VALID} (30ms) before the IC initiates Charging. The VBUS validation sequence always occurs



charging is initiated or re-initiated (for example, after a VBUS OVP fault or a V_{RCH} recharge initiation). t_{VBUS_VALID} ensures that unfiltered 50/60Hz chargers and other non-compliant chargers are rejected.

Special Charger

The DIO59110 has additional functionality to limit input current in case a current-limited "special charger" is supplying VBUS. These slowly increase the charging current until either.

■ IINLIM or IOCHARGE is reached

or

■ V_{BUS}=V_{SP}.

If V_{BUS} collapses to V_{SP} when the current is ramping up, the DIO59110 charge with an input current that keeps $V_{BUS}=V_{SP}$.

Thermal Regulation and Protection

When the IC's junction temperature reaches T_{CF} (about 120°C), the charger reduces its output current to 550mA to prevent overheating. If the temperature increases beyond $T_{SHUTDOWN}$; charging is suspended, and STAT is pulsed HIGH. In Suspend Mode, all timers stop and the state of the IC's logic is preserved. Charging resumes after the die cools to about 120°C.

Additional θ_{JA} data points, measured using the DIO59110 evaluation board, are given in Table 8 (measured with TA=25°C). Note that as power dissipation increases, the effective θ_{JA} decreases due to the larger difference between the die temperature and ambient.

Power (W)	θја		
0.504	54°C/W		
0.844	50°C/W		
1.506	46°C/W		

Table 1. Evaluation Board Measured θ_{JA}

Charge Mode Input Supply Protection

Sleep Mode

When V_{BUS} falls below $V_{BAT}+V_{SLP}$, and V_{BUS} is above $V_{IN(MIN)}$. the IC enters Sleep Mode to prevent the battery from draining into VBUS. During Sleep Mode, reverse current is disabled by body switching Q1.

Input Supply Low-Voltage Detection

The IC continuously monitors VBUS during charging. If V_{BUS} falls below V_{IN(MIN)}, the IC:

- 1. Terminates charging.
- 2. Pulses the STAT pin, sets the STAT bits to 11, and sets the FAULT bits to 011.

If V_{BUS} recovers above the V_{IN(MIN)} rising threshold after time 30ms, the charging process is repeated. This function prevents the USB power bus from collapsing or oscillating when the IC is connected to a suspended USB port or a low-current-capable OTG device.

Input Over-Voltage Detection

When the V_{BUS} exceeds VBUS_{\text{OVP}}, the IC:

- 1. Turns off Q3
- 2. Suspends charging
- 3. Pulses the STAT pin.

When V_{BUS} falls about 150mV below VBUS_{OVP}, the fault is cleared and charging resumes after V_{BUS} is revalidated (see VBUS POR/Non-Compliant Charger Rejection).



Charge Mode Battery Detection & Protection

VBAT Over-Voltage Protection

The OREG voltage regulation loop prevents V_{BAT} from overshooting the OREG voltage when the battery is removed. When the PWM charger runs a voltage higher than 4.8V, PWM pulses stop and pulses the STAT pin.

Battery Detection During Charging

The IC can detect the presence, absence, or removal of a battery. During normal charging, once VBAT is close to VOREG and the termination charge current is detected, the IC terminates charging and turns on a discharge current, I_{DETECT}, for 30ms. If VBAT is still above 2V, the battery is present. If VBAT is below 2V, the battery is absent and IC enter No Battery Mode.

Battery Short-Circuit Protection

If the battery voltage is below the short-circuit threshold (V_{SHORT}); a linear current source, I_{SHORT}, supplies V_{BAT} until V_{BAT}>V_{SHORT}.

NTC protection

NTC pin output 30uA current to NTC resistor ($10k\Omega$). When battery temperature rises to $50^{\circ}C(V_{NTC}=120mV)$ or falls to $0^{\circ}C(V_{NTC}=0.9V)$, the IC stops charging, and IC pulses the STAT pin. If NTC protection is not used, NTC pin must connect to $10k\Omega$ normal resistor to ground.

System Operation with No Battery

The DIO59110 continues charging after VBUS POR with the default parameters, regulating the V_{BAT} line to 3.78V. In this way, the DIO59110 can start the system without a battery. Re-connect power to VBUS or reset DISABLE pin, IC can exit No Battery Mode.

Charger Status/Fault Status

The STAT pin indicates the operating condition of the IC and provides a fault indicator for interrupt driven systems.

	EN_STAT	Charge State	STAT Pin
	Х	No Charging	OPEN
	1	Charging	LOW
-	x	Fault	2Hz Pulse

Table 2. STAT Pin Function

The type of fault in Charge Mode (see Table 3).

Table 3. Fault Status Bits During Charge Mode

Fault Description	
VBUS OVP	
Sleep Mode	
Poor Input Source	
Battery OVP	
Thermal Shutdown	
No Battery	
NTC protection	



Boost Mode

Boost Mode can be enabled if OTG pin is high.

Boost COT Control

The IC uses a constant on-time and valley current detect to regulate VBUS. The regulator achieves excellent transient response by employing current-mode modulation. This technique causes the regulator to exhibit a load line. During COT Mode, the output voltage drops slightly as the input current rises. With a constant VBAT, this appears as a constant output resistance.

The "droop" caused by the output resistance when a load is applied allows the regulator to respond smoothly to load transient with no undershoot from the load line. This can be seen in and Figure 6




Figure 6. Output Resistance (ROUT)

V_{BUS} as a function of I_{LOAD} can be comp	uted when the regulator is in PW	NM Mode (continuous conduction) as:
---	----------------------------------	-------------------------------------

Vout=5.15-Rout·Iload	EQ.1	
At V _{BAT} =3.3V, and I _{LOAD} =200mA, V _{BUS} would drop to:		
Vout=5.15-0.26·0.2=5.098V	EQ.1A	
At V_{BAT} =2.7V, and I_{LOAD} =200mA, V_{BUS} would drop to:		
Vout=5.15-0.327·0.2=5.085V	EQ.1B	


PFM Mode

If VBUS>VREFBOOST (nominally 5.15V) when the valley current comes to 0, the regulator enters PFM Mode. Boost pulses are inhibited until VBUS<VREFBOOST. Once VBUS<VREFBOOST, boost pulses are allowed for one or several times until V_{BUS}>VREF_{BOOST}. Therefore the regulator behaves like a burst mode regulator, with the average of its output voltage ripple at 5.15V in PFM Mode.

	Table 4. Boost PWM Operating States		
	Mode	Description	Invoked When
	LIN	Linear Startup	V _{BAT} >V _{BUS}
	SS	Boost Soft-Start	V _{BUS} <v<sub>BST</v<sub>
	DOT	BST Boost Operation Mode	V _{BAT} >UVLO _{BST} and SS
	001		Completed

Startup

When the boost regulator is shut down, current flow is prevented from VBAT to VBUS, as well as reverse flow from VBUS to VBAT.





LIN State

When EN rises, if V_{BAT}>UVLO_{BST}, the regulator attempts to bring PMID within 200mV of VBAT using an internal 450mA current source from VBAT (LIN State). If PMID has not achieved V_{BAT}- 200mV after 500µs, a FAULT state is initiated.

SS State

When PMID>V_{BAT}-200mV, the boost regulator begins switching with a SS modulator. The output slews up slowly and smoothly until V_{BUS}=VREF_{BOOST}.

If the output fails to achieve set point (VBST) within SS time, normally 128µs, a fault state is initiated.

BST State

This is the normal operating mode of the regulator. The regulator uses a constant on-time and valley current detect modulation scheme. The minimum t_{ON} is proportional to $\frac{V_{OUT} - V_{IN}}{V_{OUT}}$, which keeps the regulator's switching frequency reasonably constant in CCM.

To ensure the VBUS does not pump significantly above the regulation point, the boost switch remains off as long as FB>VREF.

Restart After Boost Faults

If boost was enabled and the fault condition persists, restart is attempted every 10ms until the fault clears.




Figure 7. Boost Response Attempting to Start into VBUS Short Circuit (Times in µs)

PCB Layout Recommendations

Bypass capacitors should be placed as close to the IC as possible. In particular, the total loop length for CMID should be minimized to reduce overshoot and ringing on the SW, PMID, and VBUS pins. All power and ground pins must be routed to their bypass capacitors, using top copper whenever possible. Copper area connecting to the IC should be maximized to improve thermal performance if possible.



CONTACT US

Dioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as, cell phone, handheld products, laptop, and medical equipment and so on. Dioo's product families include analog signal processing and amplifying, LED drivers and charger IC. Go to <u>http://www.dioo.com</u> for a complete list of Dioo product families.

For additional product information, or full datasheet, please contact with our Sales Department or Representatives.