

Low-Voltage, 4-Channel I²C Switch with Reset Function

Features

- 1-of-4 bidirectional translating switches
- I²C bus and SMBus compatible
- Active-low reset input
- Three address pins, allowing up to four DIO74546 devices on the I²C bus
- Channel selection via I²C bus, in any combination
- Power-up with all switch channels deselected
- Low R_{ON} switches
- Allows voltage-level translation between 1.8 V, 2.5 V, 3.3 V, and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low standby current
- Power-supply voltage range: 1.65 V to 5.5 V
- 5.5 V tolerant inputs
- 0 to 400 kHz clock frequency

Applications

- Servers
- Routers (telecom switching equipment)
- Factory automation
- Products with I²C slave address conflicts

Package Information

| Part Number | Package | Body Size |
|-------------|----------|-----------------|
| DIO74546 | TSSOP-16 | 4.4 mm × 5.0 mm |
| | SOP-16 | 3.9 mm × 9.9 mm |


Description

The DIO74546 is a four-channel bidirectional translating switch controlled via the I²C bus. The upstream pair, SCL/SDA, can be connected to four downstream pairs or channels. Users can select any individual SCn/SDn channel or a combination of channels by programming the control register.

The switch has an active-low reset input that allows it to recover if one of the downstream I^2C buses is stuck in a low state. Pulling $\overrightarrow{\text{RESET}}$ low resets the I^2C state machine and deselects all the channels, as does the internal power-on reset function.

The pass gates of the switches are designed to limit the maximum high voltage that passes through the VCC pin. This feature allows the use of different bus voltages on each pair, so that 1.8 V, 2.5 V, or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5.5 V tolerant.

Simplified Schematic





Ordering Information

| Ordering Part No. | Top Marking | MSL | RoHS | TA | Package | | |
|-------------------|-------------|-----|-------|--------------|---------|-------------------|--|
| DIO74546CT16 | DGDE4F | 3 | Green | -40 to 125°C | TSSOP16 | Tape & Reel, 2500 | |
| DIO74546CS16 | DGDE4F | 3 | Green | -40 to 125°C | SOP16 | Tape & Reel, 2500 | |

If you encounter any issue in the process of using the device, please contact our customer service at marketing@dioo.com or phone us at (+86)-21-62116882. If you have any improvement suggestions regarding the datasheet, we encourage you to contact our technical writing team at docs@dioo.com. Your feedback is invaluable for us to provide a better user experience.



Table of Contents

| 1. Pin Assignment and Functions | 1 |
|--|------|
| 2. Absolute Maximum Ratings | 2 |
| 3. Recommended Operating Conditions | 2 |
| 4. ESD Ratings | 3 |
| 5. Thermal Considerations | 3 |
| 6. Electrical Characteristics | 4 |
| 7. Reset Timing Requirements | 6 |
| 8. Switching Characteristics | |
| 9. Typical Performance Characteristics | 7 |
| 10. Parameter Measurement Information | 8 |
| 11. Block Diagram | 9 |
| 12. Function Description | 10 |
| 12.1. RESET input | . 10 |
| 12.2. Power-on reset | . 10 |
| 12.3. I ² C interface | .10 |
| 12.4. Control register | .13 |
| 13. Application Information | .15 |
| 13.1. Typical application | .15 |
| 13.2. Design requirements | 15 |
| 13.3. Detailed design procedure | 16 |
| 13.4. Application curves | 16 |
| 13.5. Power-on reset requirements | .17 |
| 14. Layout Guidelines | 19 |
| 15. Physical Dimensions | .20 |
| 15.1. SOP16 | .20 |
| 15.2. TSSOP-16 | 21 |



List of Figures


| Figure 1. V_{OL} vs. I_{OL} at three V_{CC} levels | 7 |
|---|------|
| Figure 2. I_{CC} vs. V_{CC} at three temperature points | |
| Figure 3. R _{ON} vs. V _{CC} at three temperature | 7 |
| Figure 4. V _{PASS} vs. V _{CC} at three temperature points | 7 |
| Figure 5. I ² C load circuit, byte descriptions, and voltage waveforms | 8 |
| Figure 6. Reset timing | 8 |
| Figure 7. Bit transfer | .11 |
| Figure 8. Definition of start and stop conditions | 11 |
| Figure 9. System configuration | . 12 |
| Figure 10. Acknowledgment on the I ² C Bus | . 12 |
| Figure 11. Write control register | .12 |
| Figure 12. Read control register | . 13 |
| Figure 13. Address | .13 |
| Figure 14. Control register | . 14 |
| Figure 15. Typical application schematic | . 15 |
| Figure 16. Standard mode vs. Fast mode | . 16 |
| Figure 17. Minimum pull-up resistance vs. Pull-up reference voltage | .16 |
| Figure 18. V_{CC} is lowered below the POR threshold, then ramped back up to V_{CC} | . 17 |
| Figure 19. Glitch width and glitch height | .18 |
| Figure 20. V _{POR} | 18 |
| | |

List of Tables

| Table 1. Address reference | 13 |
|---|----|
| Table 2. Control register write (channel selection), control register read (channel status) | 14 |
| Table 3. Recommended supply sequencing and ramp rates ⁽¹⁾ | 17 |



1. Pin Assignment and Functions



TSSOP16 / SOP16 (Top view)

| Pin Name | I/O | Description | | | |
|----------|-------|--|--|--|--|
| A0 | I | Address input 0. Connect directly to V_{cc} or ground | | | |
| A1 | Ι | Address input 1. Connect directly to V_{cc} or ground | | | |
| A2 | Ι | Address input 2. Connect directly to V_{CC} or ground | | | |
| GND | - | Ground | | | |
| RESET | Ι | Active-low reset input. Connect to V_{CC} or $V_{\text{DPUM}}{}^{(1)}$ through a pull-up resistor, if not used. | | | |
| SD0 | I/O | Serial data 0. Connect to $V_{\text{DPU0}}^{(1)}$ through a pull-up resistor | | | |
| SC0 | I/O | Serial clock 0. Connect to $V_{\text{DPU0}}^{(1)}$ through a pull-up resistor | | | |
| SD1 | I/O | Serial data 1. Connect to $V_{\text{DPU1}}^{(1)}$ through a pull-up resistor | | | |
| SC1 | I/O | Serial clock 1. Connect to $V_{\text{DPU1}}^{(1)}$ through a pull-up resistor | | | |
| SD2 | I/O | Serial data 2. Connect to $V_{\text{DPU2}}^{(1)}$ through a pull-up resistor | | | |
| SC2 | I/O | Serial clock 2. Connect to $V_{\text{DPU2}}^{(1)}$ through a pull-up resistor | | | |
| SD3 | I/O | Serial data 3. Connect to $V_{\text{DPU3}}^{(1)}$ through a pull-up resistor | | | |
| SC3 | I/O | Serial clock 3. Connect to $V_{\text{DPU3}}^{(1)}$ through a pull-up resistor | | | |
| SCL | I/O | Serial clock bus. Connect to $V_{\text{DPUM}}^{(1)}$ through a pull-up resistor | | | |
| SDA | I/O | Serial data bus. Connect to $V_{\text{DPUM}}^{(1)}$ through a pull-up resistor | | | |
| VCC | Power | Supply voltage | | | |

Note:

(1) V_{DPUX} is the pull-up reference voltage for the associated data line. V_{DPUM} is the master I²C reference voltage and V_{DPU0} - V_{DPU3} are the slave channel reference voltages.



2. Absolute Maximum Ratings

Exceeding the maximum ratings listed under Absolute Maximum Ratings when designing is likely to damage the device permanently. Do not design to the maximum limits because long-time exposure to them might impact the device's reliability. The ratings are obtained over an operating free-air temperature range unless otherwise specified.

| Symbol | Paramo | Min | Max | Unit | |
|------------------|---|------------------------------|------|------|----|
| V _{cc} | Supply voltage | | -0.5 | 7 | V |
| Vin | Input voltage ⁽¹⁾ | Input voltage ⁽¹⁾ | | | V |
| l _{iN} | Input current | -20 | 20 | mA | |
| lout | Output current | Output current | | | mA |
| Icc | Supply current | Supply current | | | mA |
| T _{STG} | Storage temperature | Storage temperature | | 150 | °C |
| TJ | | V _{CC} ≤ 3.6 V | | 130 | *0 |
| | Max junction temperature $V_{CC} \le 5.5 V$ | | | 90 | °C |

Note:

(1) The input negative-voltage and output voltage ratings can be exceeded if the input and output current ratings are observed.

3. Recommended Operating Conditions

Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. The ratings are obtained over an operating free-air temperature range unless otherwise specified.

| Symbol | Parameter | Test conditions | Min | Мах | Unit | |
|----------------|--------------------------------|--|-----------------------|-----------------------|------|--|
| N | Supply voltage | -40°C ≤ T _A ≤ 85°C | 1.65 | 5.5 | V | |
| Vcc | Supply voltage | 85°C < T _A ≤ 125°C | 1.65 | 3.6 | v | |
| Vih | High-level input voltage | SCL, SDA | 0.7 × V _{CC} | 6 | V | |
| VIH | | A2-A0, RESET | 0.7 × V _{CC} | V _{cc} + 0.5 | V | |
| | Low-level input voltage | SCL, SDA | -0.5 | 0.3 × V _{CC} | M | |
| Vil | | A2-A0, RESET | -0.5 | 0.3 × V _{CC} | V | |
| T _A | | $3.6 \text{ V} < \text{V}_{CC} \le 5.5 \text{ V}$ | -40 | 85 | | |
| | Operating free-air temperature | $1.65 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}$ | -40 | 125 | °C | |



4. ESD Ratings

When a statically-charged person or object touches an electrostatic discharge sensitive device, the electrostatic charge might be drained through sensitive circuitry in the device. If the electrostatic discharge possesses sufficient energy, damage might occur to the device due to localized overheating.

| Model | Condition | Value | Unit |
|-------|----------------------------|-------|------|
| ESD | Human-body model (HBM) | ±8000 | V |
| ESD | Charged-device model (CDM) | ±2000 | V |

5. Thermal Considerations

The thermal resistance determines the heat insulation property of a material. The higher the thermal resistance is, the lower the heat loss. Accumulation of heat energy degrades the performance of semiconductor components.

| Symbol | Metric | Val | Unit | |
|-----------------------|-------------------------------------|---------|-------|------|
| Symbol | Weth | TSSOP16 | SOP16 | Onit |
| R _{eja} | Junction-to-air thermal resistance | 95 | 125 | °C/W |
| R _{0JC(top)} | Junction-to-case thermal resistance | 55 | 60 | C/VV |



6. Electrical Characteristics

The values are obtained under these conditions unless otherwise specified: V_{CC} = 1.65 V to 5.5 V. Typical values are at nominal supply voltage (1.8 V, 2.5 V, 3.3 V, or 5 V), T_A = 25°C.

| Symbol | Parameter | Test Conditions | Vcc | Min | Тур | Max | Unit |
|-------------------|---|---|------------------|------|------|------|------|
| V _{PORR} | Power-on reset voltage, V _{CC} rising | No load, $V_{IN} = V_{CC}$ or $GND^{(1)}$ | | | 1.3 | 1.55 | v |
| V _{PORF} | Power-on reset voltage, Vcc falling ⁽²⁾ | No load, $V_{IN} = V_{CC}$ or $GND^{(1)}$ | | 0.85 | 1.1 | | v |
| | | | 5 V | | 3.5 | | |
| | | | 4.5 V to 5.5 V | 2.9 | | 4 | |
| V _{pass} | | | 3.3 V | | 2 | | |
| | | | 3 V to 3.6 V | 1.6 | | 2.5 | |
| | Switch output voltage | $V_{IN(sw)} = V_{CC}, I_{SWout} = -100 \ \mu A$ | 2.5 V | | 1.4 | | V |
| | | | 2.3 V to 2.7 V | 1.1 | | 2 | |
| | | | 1.8 V | | 0.8 | | |
| | | | 1.65 V to 1.95 V | 0.5 | | 1.2 | |
| Vol | SDA | I _{OL} = 6 mA | 1.65 V to 5.5 V | 0 | 0.06 | 0.4 | V |
| | SCL, SDA | | | -1 | | 1 | |
| | SC3-SC0, SD3-SD0 | | | -1 | | 1 | |
| l _{in} | A2-A0 | $V_{IN} = V_{CC} \text{ or } GND^{(1)}$ | 1.65 V to 5.5 V | -1 | | 1 | μA |
| | RESET | | | -1 | | 1 | |
| | | | 5.5 V | | 50 | | |
| | | $V_{IN} = V_{CC}$ or $GND^{(1)}$, $I_{OUT} = 0$ | 3.6 V | | 21 | | |
| | | $t_{r,max}$ = 300 ns, f_{SCL} = 400 kHz | 2.7 V | | 19 | | |
| | On a section as and a | | 1.65 V | | 10 | | |
| | Operating mode | | 5.5 V | | 4 | | |
| | | $V_I = V_{CC}$ or $GND^{(1)}$, $I_{OUT} = 0$ | 3.6 V | | 2 | | - μΑ |
| lcc | | $t_{r,max}$ = 1 µs, f_{SCL} = 100 kHz | 2.7 V | | 1.5 | | |
| | | | 1.65 V | | 1 | | |
| | | | 5.5 V | | 0.45 | 2 | |
| | | $V_{IN} = GND^{(3)}, I_{OUT} = 0,$ | 3.6 V | | 0.3 | 2 | - |
| | Standby mode | $-40^{\circ}C \le T_{A} \le 85^{\circ}C,$ Low inputs | 2.7 V | | 0.22 | 1 | |
| | | | 1.65 V | | 0.13 | 1 | |

| di | dioo | | | | | | |
|-------------------------------------|-----------------------------------|--|-------------------|-----|------|-----|-----|
| | | | 5.5 V | | 0.45 | 2 | |
| | | $V_{IN} = V_{CC}, I_{OUT} = 0,$ -40°C ≤ T _A ≤ 85°C, High inputs | 3.6 V | | 0.3 | 2 | |
| | | | 2.7 V | | 0.22 | 1 | |
| | | | 1.65 V | | 0.13 | 1 | |
| | | $V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$, | 3.6 V | | 0.54 | 2 | |
| | | 85°C <t<sub>A ≤ 125°C,</t<sub> | 2.7 V | | 0.45 | 1.5 | |
| | | Low and high inputs | 1.65 V | | 0.31 | 1 | |
| | Supply-currentchange, SCL, SDA | SCL or SDA input at 0.6 V, other inputs at V_{CC} or $GND^{(1)}$ | - 1.65 V to 5.5 V | | 3 | | |
| ΔI _{CC} | | SCL or SDA input at V_{CC} - 0.6 V, other inputs at V_{CC} or $GND^{(1)}$ | | | 3 | | μA |
| | A2-A0 | $\lambda = \lambda = c O(D^{(1)})$ | | | 4 | | ~ 5 |
| C _{IN} | RESET | - V _{IN} = V _{CC} or GND ⁽¹⁾ | 1.65 V to 5.5 V | | 4 | | pF |
| C _{IO(OFF)} ⁽³⁾ | SCL, SDA | - V _{IN} = V _{CC} or GND ⁽¹⁾ , switch off | 1.65 V to 5.5 V | | 20 | | pF |
| | SC3-SC0, SD3-SD0 | | 1.05 V 10 5.5 V | | 5.5 | | pF |
| | | V _{OUT} = 0.4 V, I _{OUT} = 15 mA | 4.5 V to 5.5 V | 2.5 | 4.5 | 7 | Ω |
| | Switch-on resistance | vour – 0.4 v, rout – 13 mA | 3 V to 3.6 V | 3 | 6 | 10 | Ω |
| R _{ON} | Switch-On resistance | $V_{\text{out}} = 0.4 \text{ V} \text{ low} = 10 \text{ mA}$ | 2.3 V to 2.7 V | 4 | 8 | 12 | Ω |
| | | Vout = 0.4 V, Iout = 10 mA | 1.65 V to 1.95 V | 6.5 | 16 | 25 | Ω |

Note:

(1) $\overrightarrow{\text{RESET}}$ = V_{CC} (held high) when all other input voltages, V_{IN} = GND.

(2) The power-on reset circuit resets the I^2C bus logic with V_{CC} < V_{PORF.}

(3) CIO(ON) depends on internal capacitance and external capacitance added to the SCn lines when channel(s) are ON.

(4) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load

capacitance, when driven by an ideal voltage source (zero output impedance).

(5) Specifications subject to change without notice.



7. Reset Timing Requirements

Over recommended operating free-air temperature range, unless otherwise noted.

| Symbol | Parameter | | | Тур | Max | Unit |
|--------------------------------------|--|----------------------------------|----|-----|-----|------|
| t | Pulse duration, RESET low $V_{CC} \ge 2.5 V$ 1.65 V $\le V_{CC} < 2.5 V$ | V _{CC} ≥ 2.5 V | 18 | | | |
| t _{W(L)} ⁽¹⁾ | | 1.65 V ≤ V _{CC} < 2.5 V | 28 | | | ns |
| t _{rec(sta)} ⁽¹⁾ | Recovery time from RESET to start | | 0 | | | |

Note:

(1) Guaranteed by design.

(2) Specifications subject to change without notice

8. Switching Characteristics

Over recommended operating free-air temperature range, $C_L \le 100 \text{ pF}$, unless otherwise noted .

| Symbol | Parameter | | From (input) | To (output) | Min | Тур | Мах | Unit |
|------------------------------------|------------------------|--|--------------|-------------|------|-----|-----|------|
| t _{pd} ⁽¹⁾ | Propagation | R_{ON} = 16 Ω , C_L = 15 pF | SDA or SCL | SDn or SCn | 0.24 | | ns | |
| Lpd Y | delay time | R_{ON} = 16 Ω , C_L = 50 pF | SDA OF SCL | | | 0.8 | | 115 |
| t _{rst} ⁽²⁾⁽³⁾ | RESET time (SDA clear) | | RESET | SDA | | | 500 | ns |

Note:

(1) The propagation delay is the calculated RC time constant of the typical switch on-state resistance and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

(2) t_{rst} is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of $t_{W(L)}$.

(3) Guaranteed by design.

(4) Specifications subject to change without notice.



9. Typical Performance Characteristics




Figure 1. Vol vs. IoL at three Vcc levels




Figure 3. RON vs. Vcc at three temperature




Figure 2. Icc vs. Vcc at three temperature points






Figure 4. VPASS vs. Vcc at three temperature points



10. Parameter Measurement Information




I²C PORT LOAD CONFIGURATION



Note:

- (1) C_L includes probe and jig capacitance.
- (2) All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r/t_f \leq 30 ns.
- (3) The outputs are measured one at a time, with one transition per measurement.
- (4) Not all parameters and waveforms are applicable to all devices.










11. Block Diagram





12. Function Description

The DIO74546 is a device that helps to connect multiple devices by using a communication protocol called I²C. It has four channels that can connect to four different devices. The user can choose to connect to any one of the four channels or a combination of them.

The device also has a feature that allows it to recover from errors. This feature resets the device and allows it to function properly if one of the channels stuck in a low state. The device can also be reset by turning off and on the power supply, known as a power-on reset (POR). Both the **RESET** function and a POR will cause all channels to be deselected.

The device is controlled by a master device that communicates with multiple slave devices. The user can select which channels to use by writing or reading a control register.

The same I²C master device that communicates with multiple I²C slaves also controls the connections of the I²C data path. With the acknowledgement of the slave address (which can be selected through the A0 and A1 pins), users can write to or read from a single 8-bit control register to choose the desired channels.

The DIO74546 can be used to connect devices that have different voltage levels. This is done by adjusting the voltage level on each channel using external pull-up resistors. It allows devices with 1.8 V, 2.5 V, or 3.3 V to communicate with devices that have a voltage of 5 V.

12.1. RESET input

To recover the device from a bus-fault condition, pull the $\overrightarrow{\text{RESET}}$ low. When this signal is asserted low for a minimum of t_{WL}, the DIO74546 resets its registers and I²C state machine and deselects all channels. The $\overrightarrow{\text{RESET}}$ input must be connected to VCC through a pull-up resistor.

12.2. Power-on reset

POR is a function that resets a state machine and all internal registers of the device to a default state when power is first applied. This ensures that the device starts with a known and reliable state, which can help prevent errors and malfunctions. When power is applied to VCC, an internal power-on reset holds the DIO74546 in a reset condition until V_{CC} has reached V_{POR} . At this point, the reset condition is ended, and the DIO74546 registers and I²C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V_{CC} must be lowered below V_{POR} to reset the device again.

12.3. I²C interface

The I²C bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). The SDA line carries data between the devices, while the SCL line synchronizes the data transfer between the devices. Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device.

In I²C bus, "busy" refers to the state of the bus when it is currently being used by one or more devices to transmit data. When the bus is busy, other devices that want to initiate a data transfer must wait until the bus becomes free before they can start their transfer. The bus can become busy in several ways, such as when a device is



currently transmitting data, receiving data, or holding the bus to perform a specific operation. Data transfer can be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse because changes in the data line at this time are interpreted as control signals (see Figure 7).




Figure 7. Bit transfer

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see Figure 8)




Figure 8. Definition of start and stop conditions

A device generating a message is a transmitter; a device receiving is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see Figure 9).






Figure 9. System configuration

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge (ACK) bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

If a slave receiver is addressed, it must generate an ACK after receiving each byte, while a master must generate an ACK after receiving each byte clocked out of the slave transmitter. During the ACK clock pulse, the device acknowledging must pull down the SDA line so that it remains stable low during the high pulse of the ACK-related clock period. The setup and hold times must be taken into account. See Figure 10 for more information.






Figure 10. Acknowledgment on the I²C Bus


Data is transmitted to the DIO74546 control register by using the write mode shown in Figure 11.








Data is read from the DIO74546 control register by using the read mode shown in Figure 12.





12.4. Control register

12.4.1. Device address

After initiating communication, the master device on the I²C bus needs to specify which slave device it wants to communicate by sending its address. The specific address for the DIO74546 is provided in Figure 13. The device doesn't have any internal pull-up resistors for its address pins (A0 and A1) to save power, so external pull-up resistors need to be used to set them to high or low.




Figure 13. Address

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.


| | Inputs | | I ² C Bus Slave Address | | |
|----|--------|----|------------------------------------|--|--|
| A2 | A1 | A0 | I-C Dus Slave Audress | | |
| L | L | L | 112 (decimal), 70 (hexadecimal) | | |
| L | L | н | 113 (decimal), 71 (hexadecimal) | | |
| L | н | L | 114 (decimal), 72 (hexadecimal) | | |
| L | н | н | 115 (decimal), 73 (hexadecimal) | | |
| н | L | L | 116 (decimal), 74 (hexadecimal) | | |
| н | L | н | 117 (decimal), 75 (hexadecimal) | | |
| н | н | L | 118 (decimal), 76 (hexadecimal) | | |
| н | н | н | 119 (decimal), 77 (hexadecimal) | | |

Table 1. Address reference



12.4.2. Control register description

When the salve address is acknowledged by the slave register, the bus master sends a byte to the DIO74546. The byte is stored in the control register (see Figure 14). If the DIO74546 receives multiple bytes, the register will save the last byte received. This register can be written and read through the I²C bus.





12.4.3. Control register definition

The control register selects one or more SCn/SDn downstream pairs, or channels (see Table 2). This register is written after the DIO74546 is addressed. The four LSBs of the control byte are used to determine the selection of channel or channels. Several channels can be enabled at the same time. For example, B3 = 0, B2 = 1, B1 = 1, B0 = 0 means that channels 0 and 3 are disabled, and channels 1 and 2 are enabled. Do not exceed the maximum bus capacity. The selected channel is active after a stop condition has been placed on the I²C bus. This ensures that all SCn/SDn lines are in a high state when the channel is active to avoid false conditions at the time of connection. A stop condition always must occur right after the acknowledge cycle.

| В7 | B6 | B5 | B4 | В3 | B2 | B1 | В0 | Command |
|----|----|----|----|-----|----|----|----|------------------------------|
| X | ~ | X | X | × | × | X | 0 | Channel 0 disable |
| X | X | X | х | x | x | х | 1 | Channel 0 enable |
| × | ~ | × | Y | × | × | 0 | v | Channel 1 disable |
| X | X | X | х | x | X | 1 | X | Channel 1 enable |
| | | | | x - | 0 | | | Channel 2 disable |
| X | X | X | х | | 1 | х | x | Channel 2 enable |
| | | x | | 0 | x | | | Channel 3 disable |
| X | X | | х | 1 | | х | X | Channel 3 enable |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | No channel selected, |
| | | | 5 | | | 5 | | power-up/reset default state |

| Table 2. Control register write | (channel selection). | control register read | (channel status) |
|---------------------------------|----------------------|-----------------------|------------------|
| | | | |



13. Application Information

Important notice: Validation and testing are the most reliable ways to confirm system functionality. The application information is not part of the specification and is for reference purposes only.

Applications of the DIO74546 contains an I²C (or SMBus) master device and four I²C slave devices. The downstream channels can resolve I²C slave address conflicts. In an application where the I²C bus contain many additional slave devices that do not result in I²C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (See Design Requirements and Detailed Design Procedure).

13.1. Typical application

A typical application of the DIO74546 contains anywhere from one to five separate data pull-up voltages, V_{DPUX} . V_{DPUM} is for the master device and V_{DPU0} to V_{DPU3} are for each of the selectable slave channels. V_{pass} is equal to V_{DPUX} when the master device and all slave devices operate at the same voltage. If the voltage translation is necessary, additional design requirements must be considered (See Design Requirements).




Figure 15. Typical application schematic

13.2. Design requirements

To control the slave address of the DIO74546, use the hardware selectable pins A0, A1, and A2. These pins may be tied directly to GND or VCC in the application.

If multiple slave channels is activated simultaneously, then the total I_{OL} from SCL/SDA to GND on the master side is the sum of the currents through all pull-up resistors, $R_{p.}$

The construction of pass-gate transistors of the DIO74546 can make the VCC voltage be used to limit the maximum voltage that is passed from one l^2C bus to another.



13.3. Detailed design procedure

As soon as all the slaves are assigned to the appropriate slave channels and bus voltages are identified, select the pull-up resistors, R_p, for each of the buses appropriately. The minimum pull-up resistance can be calculated from the following equation.

$$R_{P(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance can be calculated from the following equation.

$$\mathsf{R}_{\mathsf{P}(\mathsf{max})} = \frac{\mathsf{t}_{\mathsf{r}}}{0.8473 \times \mathsf{C}_{\mathsf{b}}} \tag{2}$$

where

 t_r is the maximum rise time, 300 ns for fast-mode operation, f_{SCL} = 400 kHz C_b is the bus capacitance

In fast-mode operation, the maximum bus capacitance for an I^2C bus must not exceed 400 pF. The bus capacitance can be approximated by adding the capacitance of the DIO74546, $C_{io(OFF)}$, the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.

13.4. Application curves






Figure 16. Standard mode vs. Fast mode





voltage



13.5. Power-on reset requirements

When the DIO74546 is powered on for the first time or anytime the device needs to be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I²C bus logic is initialized properly.

In the event of a glitch or data corruption, the DIO74546 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application. A power-on reset is shown in Figure 18.




Figure 18. V_{cc} is lowered below the POR threshold, then ramped back up to V_{cc}

Table 3 specifies the performance of the power-on reset feature for the DIO74546 for both types of power-on reset.

| Symbol | Parameter | Min | Тур | Мах | Unit |
|------------------------|--|------|-----|------|------|
| VCC_FT ⁽²⁾ | Fall time | 1 | | 100 | ms |
| VCC_RT ⁽²⁾ | Rise time | 0.1 | | 100 | ms |
| VCC_TRR ⁽²⁾ | Time to re-ramp (when VCC drops below VPORF(min) – 50 mV or when VCC drops to GND) | 40 | | | μs |
| VCC_GH ⁽³⁾ | Level that VCC can glitch down to, but not cause a functional disruption when VCC_GW = 1 μs | | | 1.2 | V |
| VCC_GW ⁽³⁾ | Glitch width that will not cause a functional disruption when VCC_GH = 0.5 × VCC | | | 10 | μs |
| VPORF ⁽⁴⁾ | Voltage trip point of POR on falling VCC | 0.8 | | 1.25 | V |
| VPORR ⁽⁴⁾ | Voltage trip point of POR on rising VCC | 1.05 | | 1.5 | V |

Table 3. Recommended supply sequencing and ramp rates⁽¹⁾

Note:

(1) All supply sequencing and ramp rate values are measured at T_A = 25°C.

- (2) See Figure 18
- (3) See Figure 19
- (4) See Figure 20



Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 19 and Table 3 provide more information on how to measure these specifications.




Figure 19. Glitch width and glitch height

 V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the VCC being lowered to or from 0. Figure 20 and Table 3 provide more details on this specification.




Figure 20. VPOR



14. Layout Guidelines

For PCB layout of the DIO74546, follow the common PCB layout practices. However, additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds. Use a dedicated ground plane on an inner layer of the board. Pins that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. To control the voltage on the VCC pin, use by-pass and de-coupling capacitors. Use a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.


If voltage translation is not required, all V_{DPUX} voltages and V_{CC} could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. If voltage translation is required, V_{DPUM} , V_{DPU0} , V_{DPU1} , V_{DPU2} , and V_{DPU3} can all be on the same layer of the board with split planes to isolate different voltage potentials.


To reduce the total I²C bus capacitance added by PCB parasitics, minimize the length of data lines (SCn and SDn) and the widths of the trace (for example, 5-10 mils depending on copper weight).




15. Physical Dimensions

15.1. SOP16









| A | | | | | | | |
|--|------|----------|-------|--|--|--|--|
| Common dimensions (Units of measure=millimeter) | | | | | | | |
| Symbol | Min | Nom | Max | | | | |
| A | - | - | 1.75 | | | | |
| A1 | 0.10 | 0.15 | 0.25 | | | | |
| A2 | 1.35 | 1.45 | 1.55 | | | | |
| A3 | 0.55 | 0.65 | 0.75 | | | | |
| b | 0.36 | - | 0.51 | | | | |
| b1 | 0.35 | 0.40 | 0.45 | | | | |
| С | 0.18 | - | 0.25 | | | | |
| c1 | 0.17 | 0.20 | 0.23 | | | | |
| D | 9.80 | 9.90 | 10.00 | | | | |
| E | 5.80 | 6.00 | 6.20 | | | | |
| E1 | 3.80 | 3.90 | 4.00 | | | | |
| е | 1.22 | 1.27 | 1.32 | | | | |
| L | 0.45 | 0.60 | 0.80 | | | | |
| L1 | | 1.04 REF | | | | | |
| L2 | | 0.25 BSC | | | | | |
| R | 0.07 | - | - | | | | |
| R1 | 0.07 | - | - | | | | |
| h | 0.30 | 0.40 | 0.50 | | | | |
| θ | 0° | - | 8° | | | | |
| θ1 | 6° | 8° | 10° | | | | |
| θ2 | 6° | 8° | 10° | | | | |
| θ3 | 5° | 7° | 9° | | | | |
| θ4 | 5° | 7° | 9° | | | | |
| | | | | | | | |






00







SECTION B-B

| $\begin{array}{c c} & 4-\theta & 2 \\ \hline \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ &$ |
|--|
| |

| Common Dimensions (Units of measure = Millimeter) | | | | | | | |
|--|------|------------|------|--|--|--|--|
| Symbol | Min | Min Nom Ma | | | | | |
| A | - | - | 1.20 | | | | |
| A1 | 0.05 | - | 0.15 | | | | |
| A2 | 0.90 | 1.00 | 110 | | | | |
| A3 | 0.34 | 0.44 | 0.54 | | | | |
| b | 0.20 | - | 0.28 | | | | |
| b1 | 0.20 | 0.22 | 0.24 | | | | |
| с | 0.10 | - | 0.19 | | | | |
| c1 | 0.10 | 0.13 | 0.15 | | | | |
| D | 4.85 | 5.00 | 5.15 | | | | |
| E | 6.20 | 6.40 | 6.60 | | | | |
| E1 | 4.25 | 4.40 | 4.55 | | | | |
| е | | 0.65 BSC | | | | | |
| L | 0.45 | 0.60 | 0.75 | | | | |
| L1 | | 1.00 REF | | | | | |
| L2 | | 0.25 BSC | | | | | |
| R | 0.09 | - | - | | | | |
| R1 | 0.09 | - | - | | | | |
| S | 0.20 | - | - | | | | |
| Θ1 | 0° | - | 8° | | | | |
| Θ2 | 10° | 12° | 14° | | | | |
| Θ3 | 10° | 12° | 14° | | | | |



Disclaimer

This specification and information contained herein are provided on an "AS IS" basis and WITH ALL FAULTS. All product specifications, statements, information, and data (collectively, the "Information") in this datasheet or made available on the website of www.dioo.com are subject to change without notice. The customer is responsible for checking and verifying the extent to which the Information contained in this publication is applicable to his/her application. All Information given herein is believed to be accurate and reliable, but it is presented without guarantee, warranty, or responsibility of any kind, express or implied.