

# 5.5 V, 6 A, 1.2 MHz, High-Efficiency Synchronous Step-Down Converter

### **Features**

- Operating input range: 2.8 V to 5.5 V
- Quiescent current: 40 µA
- Up to 6 A output current
- Fixed switching frequency: 1.2 MHz
- Adjustable output from 0.6 V
- 700 µs internal SS time with pre-bias startup
- 20 m $\Omega$  and 12 m $\Omega$  internal power MOSFETs
- Output discharge resistance: 600 Ω
- 100% duty cycle in dropout
- 1% feedback accuracy
- External mode control
- External VCON control
- Cycle-by-cycle overcurrent protection
- Short-circuit protection with hiccup mode
- Stable with low-ESR output ceramic capacitors
- Thermal shutdown
- Package: QFN2\*3-12, QFN2\*1.5-12


**Typical Application** 


### **Descriptions**

The DIO6145P is a step-down DC/DC converter with power MOSFETs integrated. It is able to provide a continuous output current of up to 6 A. The output voltage can be regulated as low as 0.6 V. It also offers various protection schemes such as current-limit and thermal shutdown. Optimized COT architecture (Constant on Time) allows both fast transient response and loop stability. Housed in a small flip-chip based QFN2\*3-12 and QFN2\*1.5-12 package, the DIO6145P requires minimal external components to implement 6 A output capability with superior thermal performance.

### **Applications**

- Mobile or battery-powered devices
- Storage (SSD, HDD)








# **Ordering Information**

Ordering Part No.	Top Marking	MSL	RoHS	T <sub>A</sub>	Package	
DIO6145PQN12	DFAD5	3	Green	-40 to 85°C	QFN2*3-12	Tape & Reel, 3000
DIO6145PFT12	45YW	1	Green	-40 to 85°C	QFN2*1.5-12	Tape & Reel, 3000

### **Pin Assignments**



#### QFN2\*3-12 / QFN2\*1.5-12

Figure 1. Pin assignment (Top view)

### **Pin Definitions**

Pin Name	Description
SW	Inductor pin. This pin is connected to the internal high-side and low-side power MOSFET.
OUT	Output voltage pin.
FB	Output feedback pin. Connect this pin to the center point of the output resistor, divider to program the output voltage; $V_{OUT} = 0.6 (1 + R1/R2)$ .
RAMP	External ramp pin. Sets the ramp to optimize the transient performance.
EN	Enable pin. Active high. The EN pull-down resistance is 1 M $\Omega$ .
MODE /VCON PG	<ul> <li>Multi-functional pin. 1. PWM and PFM selection pin. When MODE pin is higher than 1.2 V, the DIO6145P enters PWM mode. The DIO6145P enters into PFM mode while MODE is lower than 0.4 V or floating. 2. Analog voltage dynamic regulation function pin. Analog voltage input pin which controls output voltage by PWM mode.</li> <li>Power good. The open-drain output with internal pull-up resistor. PG is pulled up to VIN when the FB voltage is within 10% of the regulation level, otherwise it is low. From the instant when V<sub>FB</sub> crosses PG threshold to the state when the PG pin goes high, the delay is about 120 μs.</li> </ul>
VIN	Power input supply.
GND	Power ground.

## **Absolute Maximum Ratings**

Stresses beyond those listed under the Absolute Maximum Rating table may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter		Rating	Unit	
V <sub>IN</sub>	Supply voltage		6.0		
Vsw	SW voltage		-0.3 (-3 V for <10 ns) to 6.0 (8 V for <10 ns)	V	
V <sub>EN</sub>	Enable voltage		-0.3 to V <sub>IN</sub> + 0.3	V	
	All other pins		-0.3 to 6.0	V	
TJ	Junction temperature range		150	°C	
TL	Lead temperature range		260	°C	
PD	Continuous power dissipation ( $T_A = 25^{\circ}C$ )		1.78	W	
В	Package thermal resistance	QFN2*3-12	70		
R <sub>eja</sub>		QFN2*1.5-12	80	°0.044	
Basa	Package thermal resistance	QFN2*3-12	15	°C/W	
R <sub>ejc</sub>		QFN2*1.5-12	25		
ESD	НВМ		±4000	V	

## **Recommend Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating	Unit
V <sub>IN</sub>	Supply voltage	2.8 to 5.5	V
V <sub>OUT</sub>	Output voltage	0.6 to 5.5	V
TJ	Operating junction temperature range	-40 to 125	°C



### **Electrical Characteristics**

 $V_{IN}$  = 3.6 V,  $T_A$  = 25°C, unless otherwise specified.

Symbol	Parameter	Test conditions	Min	Тур	Мах	Unit
V <sub>FB</sub>	Regulated FB voltage	2.8 V < V <sub>IN</sub> < 5.5 V	0.594	0.600	0.606	V
IN under-voltage lockout threshold			2.4	2.55	2.7	V
V <sub>UVLO</sub>	IN under-voltage lockout hysteresis			300		mV
V <sub>IH</sub>	EN high threshold		1.6			V
VIL	EN low threshold				0.4	V
lα	Supply current (quiescent)	V <sub>IN</sub> = 3.6 V, V <sub>EN</sub> = 2 V, V <sub>FB</sub> = 0.65 V		40	60	μA
Isd	Shutdown current	V <sub>EN</sub> = 0 V		0.1	1	μA
	FB input current	V <sub>FB</sub> = 0.65 V		50		nA
1		V <sub>EN</sub> = 2 V		2		μA
LKG_EN	EN input current	V <sub>EN</sub> = 0 V		0		
R <sub>DSON_P</sub>	High-side switch on-resistance			20		mΩ
R <sub>DSON_N</sub>	Low-side switch on-resistance			12		mΩ
I <sub>LKG_P</sub>	SW leakage current			0	1	μA
	High-side switch current limit	sourcing	7.3	8.2		А
	Low-side switch current limit <sup>(2)</sup>	sinking, PWM mode		6		- A
		sinking, PFM mode		0		
	Oscillator frequency		0.96	1.2	1.8	MHz
t <sub>ss</sub>	Internal soft-start time (1)			700		μs
t <sub>on_min</sub>	Minimum on time			50		ns
$t_{OFF\_MIN}$	Minimum off time			60		ns
PGUV_Hi	PG UV threshold rising			0.9		Vfb
PGUV_Lo	PG UV threshold falling			0.85		$V_{\text{FB}}$
PGOV_Hi	PG OV threshold rising			1.15		$V_{\text{FB}}$
PGOV_Lo	PG OV threshold falling			1.1		$V_{\text{FB}}$
PG <sub>TD</sub>	PG delay			120		μs
	PG sink current capability	sink 1 mA			0.4	V
	PG internal pull-up resistor			500		kΩ
	Thermal shutdown threshold <sup>(2)</sup>			150		°C
	Thermal shutdown hysteresis (2)			20		°C
	MODE forced PWM threshold	V <sub>IN</sub> = 3.6 V, V <sub>EN</sub> = 2 V	1.2			V
	MODE PFM threshold	V <sub>IN</sub> = 3.6 V, V <sub>EN</sub> = 2 V			0.4	V


(1) Guaranteed by characterization.

(2) Guaranteed by design.

(3) Specifications subject to change without notice.


S





© 2023 DIOO MICROCIRCUITS CO., LTD DIO6145P• Rev. 1.4






G

www.dioo.com










Figure 14. Reference voltage vs. Temperature



### **Detailed Description**

The DIO6145P is a step-down DC/DC converter with power MOSFETs integrated. It is able to provide a continuous output current of up to 6 A. The output voltage can be regulated as low as 0.6 V. It uses COT architecture with input voltage feed-forward to stabilize the switching frequency over its full input voltage range. During light loads, the DIO6145P employs a proprietary control over the low-side MOSFET (LS-FET) and inductor current to improve efficiency.

### COT architecture

When compared to fixed-frequency PWM control, COT control offers a simpler control loop and faster transient response. By using input voltage feed-forward, the DIO6145P maintains a nearly constant switching frequency across the input and output voltage ranges. The switching pulse on time can be estimated with Equation:


$$t_{on} = \frac{V_{out}}{V_{in}} \times 0.83 \ \mu s$$

To prevent inductor current runaway during the load transient, the DIO6145P has a fixed minimum off time of 60 ns. However, this minimum off-time limit does not impact the operation of the DIO6145P in steady-state.

### Sleep mode operation

The DIO6145P adopts sleep-mode to achieve high efficiency under extremely light load condition. In such sleep-mode, most of the circuitry is turned off, except the EA (error amplifier) and the PWM comparator, which results in minimum operation current as shown in Figure 15.

When the loading gets lighter, the ripple of the output voltage is bigger and therefore the DIO6145P enters sleep mode. Under the sleep-mode situation, the valley of the FB pin voltage is regulated to the internal reference voltage. Thus, the average output voltage is slightly higher than the output voltage in DCM or CCM mode. The on-time pulse in sleep mode is about 40% larger than that under DCM or CCM mode. Figure 16 shows the average FB pin voltage relationship with the internal reference in sleep mode.



(1)



### Light-load mode

During light loads, the DIO6145P uses a proprietary control scheme to save power and improve efficiency: there is a zero current cross circuit to detect if the inductor current starts to reverse. LS-FET turns off immediately when the inductor current starts to reverse and trigger the ZCD in discontinuous conduction mode (DCM) operation.

Considering the internal circuit propagation time, the typical delay is 50 ns. It means the inductor current still falls after the ZCD is triggered in this delay. If the inductor current falling slew rate is fast ( $V_{OUT}$  voltage is high or close to  $V_{IN}$ ), the low side MOSFET is turned off and the inductor current may be negative. This phenomenon will cause the DIO6145P not to enter DCM operation. If the DCM mode is required, the off time of low-side MOSFET in CCM should be longer than 100 ns. For example, if  $V_{IN}$  is 3.6 V and  $V_O$  is 3.3 V, the off time in CCM is 70 ns. It is difficult to enter DCM at a light load. And using a smaller inductor can improve it and make it enter DCM easily.

#### Enabled situation

When the input voltage exceeds the undervoltage lockout (UVLO) threshold( typically 2.55 V), the DIO6145P can be enabled by pulling the EN pin above 1.6 V. Leaving the EN pin floating or grounded will disable the DIO6145P. There is an internal 1 M $\Omega$  resistor from the EN pin to ground.

### Mode selection and analog voltage dynamic regulation

The DIO6145P offers programmable PWM and PFM work modes. When MODE/VCON pin is more than 1.2 V, the DIO6145P enters PWM mode. When MODE/VCON pin is lower than 0.4 V or floating, the DIO6145P enters PFM mode. PFM mode can achieve high efficiency by the light-load operation described above. PWM mode can keep a constant switch frequency and smaller V<sub>0</sub> ripple, but it has lower efficiency at light load.




Figure 17. Reference voltage change with VCON

The DIO6145P can dynamically regulate output voltage by MODE/VCON pin to meet some situation need and change output voltage directly. When MODE/VCON pin get an appropriate voltage value (from 0.6 V to 1.1 V), the DIO6145P will work with PWM mode and the internal reference voltage changes smoothly to achieve a new output voltage without changing the external resistor divider as Figure 17 shows. When VCON function is enabled and set the reference voltage from 0.35 V to 0.6 V, the accuracy is 3% typically. When set the reference voltage from 0.1 V to 0.35 V, the accuracy is 10% typically. Detail reference voltage calculation formula such as the following Equation:

#### Soft-start details

The DIO6145P has a built-in soft-start that ramps up the output voltage at a constant slew rate that avoids

(2)



overshooting at startup. The soft-start time is typically about 700 µs.

#### Pre-bias startup

The DIO6145P supports start-up with a pre-bias output voltage. If the internal SS voltage is lower than the FB voltage, the HS-FET and LS-FET remain off until the SS voltage crosses the FB voltage.

### Power-good indicator

The DIO6145P has an open drain with a 500 k $\Omega$  pull-up resistor as a power-good (PG) indication. When the FB voltage is within 10% of the regulation level, the power-good pin is pulled up to VIN. Otherwise, the power-good pin is pulled to ground by an internal MOSFET. The MOSFET has a maximum R<sub>DSON</sub> of less than 100  $\Omega$ .

### **Current limit**

The DIO6145P provides HS-FET current limiting. When the current through the HS-FET arrives at 8.2 A, the DIO6145P enters hiccup mode until the current drops to prevent the inductor current from rising and possibly damaging the components.

#### Short-circuit protection and recovery

The DIO6145P enters short-circuit protection (SCP) mode when it hits the current limit, and tries to recover from the short-circuit by entering hiccup mode. In SCP, the DIO6145P disables the output power stage, discharges a soft-start capacitor, and then enacts a soft-start procedure. If the short-circuit condition still holds after the soft-start ends, the DIO6145P repeats this operation until the short-circuit ceases and output rises back to the regulation level.


### 100% duty cycle mode

When the input voltage reduces and is lower than the regulation output voltage, the output voltage drops and the on-time increases. Further reducing the input voltage drives the DIO6145P into 100% duty cycle mode. The high-side switch is always on, and the output voltage is determined by the loading current times the R<sub>DSON</sub> composed of the high-side switch and inductor.



## **Application Information**

### Typical application circuit



Note: V<sub>IN</sub> < 3.6 V may need more input capacitor.

Figure 18. Typical application circuit for V<sub>IN</sub> = 5 V, I<sub>OUT</sub> = 6 A

### **Component selection**

### Setting the output voltage

The external resistor divider sets the output voltage (see the typical application schematic). The feedback resistor R1 is typically between 40 k $\Omega$  to 200 k $\Omega$ , which can reduce the V<sub>OUT</sub> leakage current. There is no strict requirement for a feedback resistor. R1 > 10 k $\Omega$  is reasoned for some applications. R2 can be calculated with Equation:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.6} - 1}$$

1

The feedback circuit is shown in Figure 19:




Figure 19. Feedback network

Table 1 lists the recommended resistors values for common output voltages:

(3)



Table 1. Resistor values for common output voltages

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)
1.0	200 (1%)	300 (1%)
1.2	200 (1%)	200 (1%)
1.8	200 (1%)	100 (1%)
2.5	200 (1%)	63.2 (1%)
3.3	200 (1%)	44.2 (1%)

### Selecting the inductor

Most applications are recommended to use low value inductors, such as 0.47  $\mu$ H, in order to achieve high efficiency under light load. For highest efficiency, chose an inductor with a DC resistance less than 30 m $\Omega$ . For most designs, the inductance value can be derived from the following equation.

$$L_{1} = \frac{V_{OUT} \times (1 - \frac{V_{OUT}}{V_{IN}})}{{}^{\triangle} I_{L} \times f_{OSC}}$$

Where  $\Delta I_L$  is the inductor ripple current.

Choose an inductor current to be approximately 30% of the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$

### Selecting the input capacitor

The input current to the step-down converter is discontinuous and requires a capacitor to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR values and a small 22 µF capacitor is sufficient for a higher output system stability.

Because the input capacitor absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated by:

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$

The worst case condition occurs at  $V_{IN}$  = 2  $V_{OUT}$ , where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose an input capacitor whose RMS current rating is greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, use a small high-quality ceramic capacitor (0.1  $\mu$ F) placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to prevent excessive voltage ripple at input. The input voltage ripple caused by capacitance can be estimated by:

(4)

(5)

(6)

(7)



$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{S} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(8)

#### Selecting the output capacitor

The output capacitor stabilizes the DC output voltage. Ceramic capacitors are recommended. Low ESR capacitors are preferred to limit the output voltage ripple. Estimate the output voltage ripple as:

$$\triangle V_{OUT} = \frac{V_{OUT}}{\mathbf{f}_{\mathrm{S}} \times L_{\mathrm{I}}} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times (R_{ESR} + \frac{1}{8 \times \mathbf{f}_{\mathrm{S}} \times C2})$$
(9)

Where L<sub>1</sub> is the inductor value and R<sub>ESR</sub> is the equivalent series resistance (ESR) value of the output capacitor.

When using ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes most of the output voltage ripple. For simplification, the output voltage ripple can be estimated as:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_{s}^{2} \times L_{1} \times C2} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(10)

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. Fo simplification, the output ripple can be approximated as:

$$\triangle V_{OUT} = \frac{V_{OUT}}{\mathbf{f}_{\mathrm{S}} \times L_{\mathrm{I}}} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$
(11)

The characteristics of the output capacitor also affect the stability of the regulation system. For the DIO6145P, 2pcs 22  $\mu$ F C<sub>0</sub> can satisfy most applications. Add C<sub>0</sub> can reduce DCM and CCM output ripple effectively. However, a very large C<sub>0</sub> may cause light group pulse in sleep mode.

#### Load transient optimization

The DIO6145P can add a capacitor (Cc) between the ramp pin and the output sense pin to improve load transient. The larger Cc value is, the faster load transient respond speed is. A typical Cc 22 pF trades off load transient and loop stability, maximum Cc is less than 200 pF in case of SW instability issue. Further, the DIO6145P internally has optimized compensation block to cover most application. The Ramp pin can be floated in normal application.

#### **PCB** layout recommendation

Proper layout of the switching power supplies is very important and sometimes critical to make it work properly. Especially, for the high switching converter, if the layout is not carefully done, the regulator could show poor line or load regulation stability issues.

For the DIO6145P, the high speed step-down regulator, the input capacitor should be placed as close as possible to the IC pins. As shown in Figure 20, the 0805 size ceramic capacitor is used. Please make sure the two ends of the ceramic capacitor be directly connected to pin 8 (the power input pin) and pin 10/11/12 (the power GND pins).







Figure 20. Two ends of Input decoupling capacitor close to pin 8 and pin 10/11/12






S

. 5 ,<







### CONTACT US

**D**ioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as cell phones, handheld products, laptops, medical equipment, and so on. Dioo's product families include analog signal processing and amplifying, LED drivers, and charger ICs. Go to <u>http://www.dioo.com</u> for a complete list of Dioo product families.

For additional product information or full datasheet, please contact our sales department or representatives.