

DIO5638 Dual Output Power Supply with Positive / Negative Voltage

Features

- Split-rail power supply
- Input voltage range: 2.7 V to 5.5 V
- > 85% efficiency at Iout > 10 mA
- Undervoltage lockout rising / falling
- Programmable output voltage
- Positive output voltage range:
 4 V to 6 V (0.1 V step)
- Negative output voltage range:
 -4 V to -6 V (0.1 V step)
- ±1% output voltage accuracy
- Programmable active discharge
- Excellent line regulation
- Advanced power-save mode for light-load efficiency
- Thermal shutdown
- WLCSP-15 package

Applications

- TFT LCD smartphones, tablets
- OLED displays
- General dual power supply applications
- Operational amplifier supply (including audio)
- DAC supply

Descriptions

The DIO5638 is designed to support general positive / negative driven applications. The device uses a single inductor scheme to provide the user with the smallest solution size possible as well as high efficiency. With its input voltage range of 2.7 V to 5.5 V, it is optimized for products powered by single-cell batteries (Li-ion, Ni-Li, Li-Polymer) and output currents up to 220 mA. The device is delivered in a WLCSP package of 15 balls.

Typical Application





Ordering Information

Part Number	Top Marking	RoHS	TA	Package	
DIO5638XWL15 ⁽¹⁾	5638 YWX	Green	-40 to 85°C	WLCSP-15	Tape & Reel, 3000

(1) X value can be A, A0, B, B0, B5, B2, L, L0, L1, T6;

For More P/N version details, please refer to Device Comparison Table.



Device Comparison Table

Dent Number		Default		Startup Time		Deskare	
Part Number	Output Voltages	I	Active Discharge ⁽¹⁾	V _{POS} /V _{NEG} ⁽²⁾	SD	Раскаде	
DIO5638A	V _{POS} = 5.4 V V _{NEG} = -5.4 V	80 m A		Feet	254		
DIO5638A0	V _{POS} = 5.0 V V _{NEG} = -5.0 V	00 MA	V POS/ V NEG	Fasi	35 µA	WLCSP-15	
DIO5638B	V _{POS} = 5.4 V V _{NEG} = -5.4V						
DIO5638B0	V _{POS} = 5.0 V V _{NEG} = -5.0 V	80 mA	80 mA V _{POS} /V _{NEG}	Fast	3 uA	WLCSP-15	
DIO5638B5	V _{POS} = 5.5 V V _{NEG} = -5.5 V						
DIO5638B2	V _{POS} = 5.2 V V _{NEG} = -5.2 V						
DIO5638L	V _{POS} = 5.4 V V _{NEG} = -5.4 V	80 mA V _{POS} /V _{NEG}		Slow 3 uA		WLCSP-15	
DIO5638L0	V _{POS} = 5.0 V V _{NEG} = -5.0 V						
DIO5638L1	V _{POS} = 5.1 V V _{NEG} = -5.1 V	80 mA	V _{POS} /V _{NEG}	Slow	3 uA	WLCSP-15	
DIO5638T6	V _{POS} = 5.6 V V _{NEG} = -5.6 V	220 mA	V _{POS} /V _{NEG}	Slow	3 uA	WLCSP-15	

(1) See "Power-Down and Discharge (LDO)" and "Power-Down and Discharge (CPN)" for a detailed description of how each device variant implements the active discharge function.

(2) See "Power-Up And Soft-Start (LDO)" and "Power-Up and Soft-Start (CPN)" for more details.

Pin Assignments



Figure 1. Pin Assignment



Pin Definitions

PIN	I/O	Description			
AGND	-	Analog ground			
CFLY1	I/O	Negative charge pump flying capacitor pin			
CFLY2	I/O	Negative charge pump flying capacitor pin			
ENN	I	Enable pin for VNEG rail			
ENP	I	Enable pin for VPOS rail			
OUTP	0	Output pin of the LDO (VPOS)			
OUTN	0	Output pin of the negative charge pump (VNEG)			
PGND	-	Power ground			
REG	I/O	Boost converter output pin			
SCL	I/O	I ² C interface clock signal pin			
SDA	I/O	I²C interface data signal pin			
SW	I/O	Switch pin of the boost converter			
VIN	I	Input voltage supply pin			



Absolute Maximum Ratings

Stresses beyond those listed under the Absolute Maximum Rating table may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Para	meter	Rating	Unit
Voltage range on CFLY1, ENN, ENP,	OUTP, REG, SCL,SDA, SW, VIN	-0.3 to 7	V
Voltage range on CFLY2, OUTN	-7 to 0.3	V	
Operating temperature range.		-40 to 85	°C
Junction temperature range	-40 to 150	°C	
Package thermal resistance 15 balls	76.5	°C/W	
Storage temperature		-65 to 150	°C
Lead temperature (soldering, 10 s)	260	°C	
ESD susceptibility	нвм	2000	V

Recommend Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not recommend exceeding them or designing to absolute maximum ratings.

Parameter	Rating	Unit
Input voltage range	2.7 to 5.5	V
Inductor	2.2 to 4.7	μH
Input capacitor ⁽¹⁾⁽²⁾	4.7 to 10	μF
Flying capacitor ⁽¹⁾⁽²⁾	2.2 to 4.7	μF
Output capacitors ⁽¹⁾⁽²⁾	4.7 to 20	μF
Junction temperature range	-40 to 125	°C
Ambient temperature range	-40 to 85	°C

(1) Please see Detailed Description section for further information.

(2) X7R (or better dielectric material) is recommended.



Electrical Characteristics

 $T_A = 25^{\circ}$ C, $V_{IN} = 3.7$ V, ENN = ENP = V_{IN} , $V_{POS} = 5.4$ V, $V_{NEG} = -5.4$ V, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Uni
Supply cur	rent					
V _{IN}	Input voltage range		2.7		5.5	V
Und	Under-voltage lockout threshold	V _{IN} rising			2.5	v
V _{UVLO}	UVLO delay	V _{IN} falling			2.3	v
Ιq	Quiescent current	Boost converter and charge pump not switching		0.58		mA
	Thermal shutdown			140		°C
	Thermal shutdown hysteresis			20		°C
_ogic ENN	, ENP, SCL, SDA			1	I	1
VIH	High level input voltage		1.1			V
VIL	Low level input voltage	$v_{\rm IN} = 2.7 v 10 5.5 v$			0.4	v
R _{EN}	ENN, ENP pulldown resistors			200		kΩ
Boost con	verter					
I _{LIM}	Boost converter valley current limit		0.9	1.2	1.5	A
f _{SW}	Boost converter switching frequency			1.5		MH
_DO outpu	t VPOS					
VPOS	Positive output voltage range		4		6	V
$V_{\text{POS}_\text{acc}}$	Positive output voltage accuracy		-1%		1%	
I _{POS}	Positive output current capability		220			mA
V_{DO}	Dropout voltage	$V_{REG} = V_{POS(NOM)} = 5.4 V,$ $I_{OUT} = 150 \text{ mA}$		50		m∖
	Line regulation	V_{IN} = 2.7 V to 5.5 V, I_{OUT} = 80 mA		0.5		%
	Load regulation	ΔΙ _{ΟUT} = 80 mA		3		%//
R_D	Discharge resistor	Factory programmable: 15, 20, 30, 70		70		Ω
	Coff stort fire -			0.16		
Soft-start time		Factory programmable to be slow or fast		0.60		ms



VNEG	Negative output voltage range		-4.0		-6.0	V
VNEG_acc	Negative output voltage accuracy		-1%		1%	
		Smartphone MODE	80			mA
INEG		Tablet MODE	220			mA
fosc	Negative charge pump switching frequency		0.8	1.0	1.2	MHz
	Line regulation	V_{IN} = 2.7 V to 5.5 V, I_{OUT} = 80 mA		0.5	1	%
	Load regulation	ΔΙ _{ΟUT} = 80 mA		5		%/A
R _D	Discharge resistor			20		Ω

I²C Interface Timing Requirements/Characteristics

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
		Standard MODE			100	kHz
ISCL	SCL clock frequency	Fast MODE			400	kHz
t	LOW pariad of the SCL clock	Standard MODE	4.7			μs
LOW	LOW period of the SCL Clock	Fast MODE	1.3			μs
t	HICH paried of the SCL cleak	Standard MODE	4			μs
LHIGH		Fast MODE	600			ns
4	Bus free time between a STOP	Standard MODE	4.7			μs
UBUF	and START condition	Fast MODE	1.3			μs
+	Hold time for a repeated START	Standard MODE	4			μs
Lhd;STA	condition	Fast MODE	600			ns
	Setup time for a repeated START	Standard MODE	4.7			μs
Lsu;STA	condition	Fast MODE	600			ns
+	Data sotup timo	Standard MODE	250			ns
Lsu;DAT		Fast MODE	100			ns
4	Data hald time	Standard MODE	0.05		3.45	μs
Lhd;DAT		Fast MODE	0.05		0.9	μs
t _{RCL1}	Rise time of SCL signal after a	Standard MODE	20 +0.1 CB		1000	ns

dioo

	repeated START condition and after an acknowledge bit	Fast MODE	20 +0.1 CB	1000	ns
	Disc time of COL sized	Standard MODE	20 +0.1 CB	1000	ns
^I RCL	Rise time of SCL signal	Fast MODE	20 +0.1 CB	300	ns
		Standard MODE	20 +0.1 CB	300	ns
LFCL		Fast MODE	20 +0.1 CB	300	ns
	Disc time of SDA signal	Standard MODE	20 +0.1 CB	1000	ns
^L RDA	Rise time of SDA signal	Fast MODE	20 +0.1 CB	300	ns
t	Fall time of SDA signal	Standard MODE	20 +0.1 CB	300	ns
4FDA	Fail time of SDA signal	Fast MODE	20 +0.1 CB	300	ns
t ere	Setup time for STOP condition	Standard MODE	4		μs
Lsu;STO	Setup time for STOP condition	Fast MODE	600		ns
C _B	Capacitive load for SDA and SCL			0.4	nF

Specifications subject to change without notice.



Figure 2. Serial Interface Timing for F/S-Mode



Detailed Description

1 Overview

The DIO5638, supporting an input voltage from 2.7 V to 5.5 V, operates with a single inductor scheme to provide high efficiency with a small solution size. The synchronous boost converter generates a positive voltage that is regulated down by an integrated LDO, providing the positive supply rail (VPOS). The negative supply rail (VNEG) is generated by an integrative charge pump (or CPN) driven from the boost converter output pin REG. The operating mode can be selected between Smartphone and Tablet in order to select the necessary output current capability and to get the best efficiency possible based on the application. The device topology allows a 100% asymmetry of the output currents.

2 Functional Block Diagram





3 Feature Description

3.1 Undervoltage Lockout (UVLO)

The DIO5638 integrates an undervoltage lockout block (UVLO) that enables the device once the voltage on the VIN pin exceeds the UVLO threshold (2.5 V max.). No output voltage will be generated as long as the enable signals are not pulled HIGH. The device, as well as all converters (boost converter, LDO, CPN), will be disabled as soon as the V_{IN} voltage falls below the UVLO threshold. The UVLO threshold is designed in a way that the DIO5638 will continue operating as long as V_{IN} stays above 2.3 V. This guarantees a proper operation even in the event of extensive line transients when the battery gets suddenly heavily loaded.

For the DIO5638Ax, a 40 ms delay is starting as soon as the UVLO threshold is reached. This delay prevents the device to be disabled and enabled by an unwanted VIN voltage spike. Once this delay has passed, the output rails can be enabled as desired with the enable signals without any delay.



3.2 Active Discharge

An active discharge of the positive rail and/or the negative rail can be programmed (DISP and CISN bits respectively – refer to DAC Registers). If programmed to be active, the discharge will occur at power down when the enable signals go LOW. See "Power-Down And Discharge (LDO)" and "Power-Down And Discharge (CPN)" for a detailed description of how each device variant implements the active discharge function.

3.3 Boost Converter

3.3.1 Boost Converter Operation

The synchronous boost converter uses a current mode topology and operates at a quasi-fixed frequency of typically 1.5 MHz, allowing chip inductors such as 2.2 μ H or 4.7 μ H to be used. The converter is internally compensated and provides a regulated output voltage automatically adjusted depending on the programmed VPOS and VNEG voltage. The boost converter operates either in continuous conduction mode (CCM) or Pulse Frequency Modulation mode (PFM), depending on the load current in order to provide the highest efficiency possible.

3.3.2 Power-Up and Soft-Start (Boost Converter)

The boost converter starts switching as soon as the enable signal is pulled HIGH and the voltage on the VIN pin is above the UVLO threshold. For the DIO5638Ax, in the case where the enable signal is already HIGH when V_{IN} reaches the UVLO threshold, the boost converter will only start switching after a 40 ms delay has passed.

The boost converter starts with an integrated soft-start to avoid drawing excessive inrush current from the supply. The output voltage V_{REG} is slowly ramped up to its target value.

3.3.2 Power-Down (Boost Converter)

The boost converter stops switching when V_{IN} is below the UVLO threshold or when both output rails are disabled. For example, due to a special sequencing, the LDO might still be operating while the CPN is already disabled, in which case, the boost will continue operating until the LDO has been disabled.

3.3.3 Isolation (Boost Converter)

The boost converter output (REG) is isolated from the input supply V_{IN} , providing a true shutdown.

3.3.4 Output Voltage (Boost Converter)

The output voltage of the boost converter is automatically adjusted depending on the programmed VPOS and VNEG voltage.

3.3.5 Advanced Power-Save Mode for Light-Load Efficiency and PFM

The DIO5638 device integrates a power save mode to improve efficiency at light load. In power save mode, the converter stops switching when the inductor current reaches 0 A. The device resumes its switching activity with one or more pulses once the V_{REG} voltage falls below its regulation level and goes again into power save mode once the inductor current reaches 0 A. The pulse duration remains constant, but the frequency of these pulses varies according to the output load. This operating mode is also known as Pulse Frequency Modulation or PFM.



3.4 LDO Regulator

3 20.0mV \v

Tek停止

3.4.1 LDO Operation

The Low Dropout regulator (or LDO) generates the positive voltage rail VPOS by regulating down the output voltage of the boost converter (V_{REG}). Its inherent power supply rejection helps filter the output ripple of the boost converter in order to provide on OUTP pin a clean voltage, for example, to supply the source driver IC of the display.

3.4.2 Power-Up and Soft-Start (LDO)

The LDO starts operating as soon as the ENP signal is pulled HIGH, the V_{IN} voltage is above the UVLO threshold and the boost converter has reached its Power Good threshold.

In the case where the enable signal is already HIGH when V_{IN} exceeds the UVLO threshold, the boost converter will start first and the LDO will only start after the boost converter has reached its target voltage. For the DIO5638Ax, the boost will start after the 40 ms delay has passed.

The LDO integrates a soft-start that slowly ramps up its output voltage VPOS regardless of the output capacitor, and the target voltage, as long as the LDO current limit is not reached. For the DIO5638Ax and the DIO5638Bx (except the DIO5638B2), the typical startup time is 160 μ s. For the DIO5638B2 and DIO5638Lx, the typical ramp-up time is 500 μ s and the inrush current is also reduced by a factor of 3.

3.4.3 Power-Down and Discharge (LDO)

The LDO stops operating when V_{IN} is below the UVLO threshold or when ENP is pulled LOW.

The positive rail can be actively discharged to GND during power-down if required. A discharge selection bit is available to enable or disable this function. See the table below for more details.



Table 1. VPOS Active Discharge Behavior						
Part Number	V _{IN}	ENP	ENN	VPOS Discharge		
	< V _{UVLO}	Don't care	Don't care	On		
DI05638A		Low	Low	Determined by DISP bit		
DIO5638A0		Low	High	Determined by DISP bit Off		
	> V _{UVLO}	High	Low	Off		
		High	High	Off		
	< V _{UVLO}	Don't care	Don't care	On		
	> V _{UVLO}	Don't care	Don't care	On		
DIO5638Bx DIO5638Lx		Low	Low	On		
		Low	High	Determined by DISP bit		
		High	Low	Off		

3.4.4 Isolation (LDO)

The LDO is isolating the VPOS rail from V_{REG} (boost converter output) as long as the rail is not enabled in order to ensure flexible startup like VNEG before VPOS.

3.4.5 Setting The Output Voltage (LDO)

The output voltage of the LDO is programmable by using an I²C compatible interface, from -4.0 V to -6.0 V with 100 mV steps. For more details, please refer to the DAC Settings section.

3.5 Negative Charge Pump

3.5.1 Operation

The negative charge pump (CPN) generates the negative voltage rail VNEG by inverting and regulating the output voltage of the boost converter (V_{REG}). The charge pump uses 4 switches and an external flying capacitor to generate the negative rail. Two of the switches are turned on in the first phase to charge the flying capacitor up to V_{REG} , and in the second phase they are turned off and the two others turn on to pump the energy negatively out of the OUTN capacitor.

3.5.2 Power-Up and Soft-Start (CPN)

The CPN starts operating as soon as the ENN signal is pulled HIGH, V_{IN} voltage is above the UVLO threshold and the boost converter has reached its Power Good threshold.

In the case where the enable signal is already HIGH when VIN reaches the UVLO threshold, the boost converter will start first and the CPN will only start after the boost converter has reached its target voltage. For the DIO5638Ax, the boost will start after the 40 ms delay has passed.

The CPN integrates a soft-start that slowly ramps up its output voltage VNEG within a time defined by the selected mode (Smartphone or Tablet), the output voltage, and the output capacitor value. For the DIO5638Ax and DIO5638Bx (except DIO5638B2), the startup current charging the output capacitor in Smartphone mode is 80 mA, and 220 mA typically in Tablet mode. For the DIO5638B2 and the DIO5638Lx, the typical ramp-up times



are slowed down by a factor of 3 (that is 30 mA and 50 mA typical output current for Smartphone and Tablet modes respectively), and the inrush current is also reduced by a factor of about 3.

The estimated startup time can be calculated by using the following formula: $t_{STARTUP} = \frac{C_{OUT} \times V_{NEG}}{I_{STARTUP}}$

Where: t_{STARTUP} = startup time of the VNEG rail

C_{OUT} = output capacitance of the VNEG rail

VNEG = target output voltage

I_{STARTUP} = output current of the VNEG rail charging up the output capacitor at startup (30 mA, 50 mA, 80 mA, or 220 mA as described above)

3.5.3 Power-Down and Discharge (CPN)

The CPN stops operating when V_{IN} is below the UVLO threshold or when ENN is pulled LOW.

The negative rail can be actively discharged to GND during power-down if required. A discharge selection bit is available to enable or disable this function. See the table below for more details.

Part Number	V _{IN}	ENP	ENN	VNEG Discharge
	< V _{UVLO}	Don't care	Don't care	On
		Low	Low	Determined by DISN bit
DIO5638Ax	2 Verene	Low	High	Off
	 VUVLO 	High	Low	Determined by DISN bit
		High	High	Off
	< V _{UVLO}	Don't care	Don't care	On
		Low	Low	On
DIO5638Bx DIO5638Lx		Low	High	Off
	> VUVLO	High	Low	Determined by DISN bit
		High	High	Off

Table 2. VNEG Active Discharge Behavior

3.5.4 Isolation (CPN)

The CPN isolates the VNEG rail from V_{REG} (boost converter output) as long as the rail is not enabled in order to ensure flexible startup like VPOS before VNEG.

3.5.5 Setting the Output Voltage (CPN)

The output voltage of the CPN is programmable via an I²C compatible interface, from -4.0 V to -6.0 V with 100 mV steps. For more details, please refer to 6.2 DAC Settings.

3.6 Simultaneous On/Off Control of LDO and CPN

When the control bit of "SEQD" is set to high (see DAC setting table), LDO and CPN will start up and shut down simultaneously. They are controlled by ENN or ENP: either ENN or ENP being high will enable both LDO and



CPN while both ENN and ENP being low will disable LDO and CPN. This feature gives flexibility to customers to control the sequence to LDO and CPN.

1. Device Functional Mode

1.1 Enabling and Disabling the Device

The DIO5638 is enabled as long as the VIN voltage is above the UVLO and one of the enable pins (ENP or ENN) is HIGH. Pulling ENP or ENN LOW disables either rail (VPOS or VNEG respectively); pulling both pins LOW disables the device entirely (the internal oscillator of the DIO5638Ax continues running to allow access to the I²C interface)

2. Programming

2.1 I²C Serial Interface Description

The DIO5638 communicates through an industry-standard I²C compatible interface, to receive data in slave mode.

The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under the control of the master device.

The DIO5638 works as a slave and supports the following data transfer modes, as defined in the I²C-Bus specification: standard mode (100 kbps) and fast mode (400 kbps). The data transfer protocol for standard and fast modes is the same, therefore they are referred to as F/S-mode in this document. The DIO5638 supports 7-bit addressing. The device's 7-bit address is 3E, and the least significant bit (LSB) enables the write or read function.

MSB	DIO5638		Address				LSB
0	1	1	1	1	1	0	R/W
R/W = R/(W)							

Figure 4. DIO5638 Slave Address Byte

The device that initiates the communication is called a master, and the devices controlled by the master are slaves. The master generates the serial clock on SCL, controls the bus access, and generates the START and STOP conditions. A START initiates a new data transfer to a slave. Transitioning SDA from high to low while SCL remains high generates a START condition. A STOP condition ends a data transfer to a slave. Transitioning SDA from high to low while SCA from low to high while SCL remains high generates a STOP condition.



Figure 5. Start and Stop Conditions



The master then generates the SCL pulses and transmits the 7-bit address and the read/write direction bit R/(W) on the SDA line. During all transmissions, the master ensures that the data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse. All devices recognize the address sent by the master and compare it to their internal fixed addresses. Compare only the slave device with a matching address sent by the master to their internal fixed addresses. Only the slave device with a matching address generates an Acknowledgment, ACK, by pulling the SDA line low during the entire high period of the SCL cycle. Upon detecting this Acknowledgment, the master knows that a communication link with a slave has been established.







Figure 7. Acknowledge on The IC Bus²

The master generates further SCL cycles to either transmit data to the slave (R/(W) bit = 0) or receive data from the slave (R/(W) bit = 1). In either case, the receiver needs to acknowledge the data sent by the transmitter. An acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To terminate the data transfer, the master generates a STOP condition by pulling the SDA line from low to high while the SCL line is high. This releases the bus and stops the communication link with the addressed slave. All I²C compatible devices must recognize the STOP condition. Upon the receipt of a STOP condition, all devices know that the bus is released, and they wait for a START condition followed by a matching address.







Featuring Register Address Auto-Increment

3. Register Map

The DIO5638 has one non-volatile memory which contains the initial value of the DAC and one volatile memory which contains the DAC setting. The non-volatile memory is called the Initial Value Register (IVR) and the volatile memory is called DAC Register (DR). The non-volatile IVR and the volatile memory are called DAC Register (DR). The non-volatile DR are accessed with the same address.

Start option: At power-up, the value contained in the IVR is loaded into the volatile DR and IVR presets the DAC to the last stored setting within less than 20 μ s. The programmed factory value if IVR of each address is described below and, at power-up, these data bytes set the output voltage of each rail.

Slave address: 0x3E

www.dioo.com

X = R/W $R/W = 1 \rightarrow$ read mode $R/W = 0 \rightarrow$ write mode



DAC Registers

21

DIO5638

U.I DAUI	(egisters							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
RSVD	RSVD	RSVD			VPOS[4:0]			
	R		R/W					
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset								
Figure 13. VPOS Register – 0x00								
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
RSVD	RSVD	RSVD			VNEG[4:0]			
	R				R/W			
LEGEND	: R/W = Read/\	Vrite; R = Read	only; -n = value af	ter reset				
			Figure 14. VNE	G Register –	0x01			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
RSVD	APPS	RSVD	RSVD	RSVD	SEQD	DISP	DISN	
R	R/W	R	R	R	R/W	R/W	R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 15. APPS – DISP - DISN Register – 0x03

(1) See 3.4.3 Power-Down And Discharge (LDO) and 3.5.3 Power-Down and Discharge (CPN) for a detailed description of how each device variant implements the active discharge function.

The Reserved bits are ignored when written and return either 0 or 1 when read.

Attempting to read data from register addresses not listed in the following section will result in 0x00 being read out.

3.2 DAC Settings

The following tables show the DAC values and the corresponding voltages of each block address.

VPOS-0x00	VPOS	VNEG-0x01	VNEG	APPS-0x03	Application
00h	4.0 V	00h	-4.0 V	0	Smartphone
01h	4.1 V	01h	-4.1 V	1	Tablet
02h	4.2 V	02h	-4.2 V		
03h	4.3 V	03h	-4.3 V		
04h	4.4 V	04h	-4.4 V		
05h	4.5 V	05h	-4.5 V	DISP—0x03	LDO active discharge
06h	4.6 V	06h	-4.6 V	0	No discharge
07h	4.7 V	07h	-4.7 V	1	VPOS actively discharged
08h	4.8 V	08h	-4.8 V		
09h	4.9 V	09h	-4.9 V		
0Ah	5.0 V	0Ah	-5.0 V	DISN—0x03	CPN active discharge

0Bh	5.1 V	0Bh	–5.1 V	0	No discharge
0Ch	5.2 V	0Ch	–5.2 V	1	VNEG actively discharged
0Dh	5.3 V	0Dh	–5.3 V		
0Eh	5.4 V	0Eh	–5.4 V	SEQD-0x03	Simultaneous mode
0Fh	5.5 V	0Fh	–5.5 V	0	Sequence mode
10h	5.6 V	10h	–5.6 V	1	Simultaneous mode
11h	5.7 V	11h	–5.7 V		
12h	5.8 V	12h	–5.8 V		
13h	5.9 V	13h	–5.9 V		
14h	6.0 V	14h	-6.0 V		

3.3 Factory Default Register Value

dioo

	Register address						
Part number	0x00	0x01	0x02	0x03			
DIO5638A	0x0E	0x0E	_	0x03			
DIO5638A0	0x0A	0x0A	_	0x03			
DIO5638B	0x0E	0x0E	_	0x03			
DIO5638B0	0x0A	0x0A	_	0x03			
DIO5638B2	0x0C	0x0C	_	0x03			
DIO5638B5	0x0F	0x0F	_	0x03			
DIO5638L	0x0E	0x0E	_	0x03			
DIO5638L0	0x0A	0x0A	_	0x03			
DIO5638L1	0x0B	0x0B	_	0x03			
DIO5638T6	0x10	0x10	_	0x43			

4 Application and Implementation

7.1 Application Information

The DIO5638xx devices, primarily intended to supply TFT LCD displays, can be used for any application that requires positive and negative supplies, ranging from ± 4 V to ± 6 V and current up to 220 mA. Both output voltages can be set independently and their sequencing is also independent. The following section presents the different operating modes that the device can support as well as the different features that users can select.

7.2 Typical Applications

7.3 Low-current Applications(≤ 80 mA)

The DIO5638 can be programmed to Smartphone mode with the APPS bit to support applications that require output currents up to 80 mA (refer to DAC Settings). The Smartphone mode limits the negative charge pump output current to 80 mA DC in order to provide the highest efficiency possible. The VPOS rail can deliver up to 220 mA DC regardless of the mode. Output peak currents are supported by the output capacitors.





Figure 16. Typical Application Circuit for Smart phones

7.2.1.1 Design Requirements

Parameter	Example Values
Input voltage range	2.7 V to 5.5 V
Output voltage	4.0 V to 6.0 V
Output current rating	80 mA
Boost converter switching frequency	1.5 MHz
Negative charge pump switching frequency	1.0 MHz

7.2.1.2 Detailed Design Procedure

Sequencing

Each output rail (VPOS and VNEG) is enabled and disabled by using an external enable signal. If not explicitly specified, the enable signal in the rest of the document refers to ENN or ENP: ENP for positive rail VPOS and ENN for the negative rail VNEG. In the case where VIN falls below the UVLO threshold while one of the enable signals is still high, all converters will be shut down instantaneously and both VPOS and VNEG output rails will be actively discharged to GND.

Boost Converter Design Procedure

The first step in the design procedure is to verify whether the maximum possible output current of the boost converter supports the specific application requirements. A simple approach is to estimate the converter efficiency, by taking the efficiency number from the provided efficiency curves at the application's maximum load or to use a worst-case assumption for the expected efficiency, for example, 85%.

1. Duty Cycle:
$$D = 1 - \frac{V_{IN} - \min \times \eta}{V_{REG}}$$

2. Inductor ripple current:
$$\Delta I_L = \frac{V_{IN} \pm D}{f_{SW} \pm L}$$





3. Maximum output current: $I_{OUT_max} = (I_{LIM_min} - \frac{\Delta I_{L}}{2}) \times (1 - D)$

4. Peak switch current of the application: $I_{SWPEAK} = \frac{I_{OUT}}{1 - V_{REG}} + \frac{\Delta I_L}{2}$

 η = Estimated boost converter efficiency (use the number from the efficiency plots or 85% as an estimation)

 f_{SW} = Boost converter switching frequency (1.5 MHz)

L = Selected inductor value for the boost converter (see the Inductor Selection section)

 I_{SWPEAK} = Boost converter switch current at the desired output current (must be < [$I_{LIM_{min}} + \Delta I_{L}$])

 ΔI_{L} = Inductor peak-to-peak ripple current

V_{REG} = Max (VPOS, |VNEG|) + 300 mV (in Smartphone mode — + 400 mV in Tablet mode), Min = 4.6 V

IOUT = IOUT_VPOS + | IOUT_VNEG | (IOUT_max being the maximum current delivered on each rail)

The peak switch current is the current that the integrated switch and the inductor have to handle. The calculation must be done for the minimum input voltage where the peak switch current is the highest.

Inductor Selection (Boost Converter)

Saturation current: the inductor must handle the maximum peak current ($I_{L_SAT} > I_{SWPEAK}$, or $I_{L_SAT} > [I_{LIM_min} + \Delta I_L]$ as a conservative approach).

DC resistance: the lower the DCR, the lower the losses.

Inductor value: in order to keep the ratio $I_{OUT}/\Delta I_{L}$ low enough for proper sensing operation purposes, it is recommended to use a 4.7 µH inductor for Smartphone mode (a 2.2 µH might however be used, but the efficiency might be lower than with 4.7 µH at light output loads depending on the inductor characteristics).

Input Capacitor Selection (Boost Converter)

For best input voltage filtering low ESR ceramic capacitors are recommended. The DIO5638 has an analog input pin VIN. A 4.7 µF minimum bypass capacitor is required as close as possible from VIN to GND. This capacitor is also used as the boost converter input capacitor.

For better input voltage filtering, this value can be increased or two capacitors can be used: one 10 μ F input capacitor for the boost converter as well as a 1 μ F bypass capacitor close to the VIN pin.

Output Capacitor Selection (Boost Converter)

For the best output voltage filtering, low-ESR ceramic capacitors are recommended. A minimum of 4.7 μF (10 μF for tablet mode) ceramic output capacitor is required. Higher capacitor values can be used to improve the load transient response.

Input Capacitor Selection (LDO)

The LDO input capacitor is also the boost converter output capacitor.

Output Capacitor Selection (LDO)

The LDO is designed to operate with a 4.7 μ F minimum ceramic output capacitor.



Input Capacitor Selection (CPN)

The CPN input capacitor is also the boost converter output capacitor.

Output Capacitor Selection (CPN)

The CPN is designed to operate with a 4.7 μF minimum ceramic output capacitor.

Flying Capacitor Selection (CPN)

The CPN needs an external flying capacitor. The minimum value is 2.2 μ F for smartphone mode (4.7 μ F for tablet mode). Special care must be taken while choosing the flying capacitor as it will directly impact the output voltage accuracy and load regulation performance. Therefore, a minimum capacitance of 1 μ F must be achieved by the capacitor at a DC bias voltage of |VNEG| + 300 mV. For proper operation, the flying capacitor value must be lower than the output capacitor of the boost converter on the REG pin.

Mid-current Applications(≤ 220 mA)

The DIO5638 can be programmed to Tablet mode with the APPS bit to support applications that require output currents up to 220 mA. The Tablet mode is limiting the negative charge pump (CPN) output current to 220 mA DC in order to provide the highest efficiency possible where the $V_{(POS)}$ rail can deliver up to 220 mA DC regardless of the mode. When the device is set to tablet mode, the output ripple of the negative charge pump (CPN) will increase compared to smartphone mode. In order to suppress the ripple in tablet mode, it is suggested to increase the output cap of CPN by a minimum of 10 μ F.



Figure 17. Typical Application Circuit for Tables



8 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 2.7 V and 5.5 V. This input supply must be well-regulated. A ceramic input capacitor with a value of 4.7 μ F is a typical choice.

8.1 Inductor Selection (Boost Converter)

Saturation current: the inductor must handle the maximum peak current ($I_{L_SAT} > I_{SWPEAK}$, or $I_{L_SAT} > [I_{LIM_min} + \Delta I_L]$ as conservative approach)

DC resistance: the lower the DCR, the lower the losses.

Inductor value: in order to keep the ratio $I_{OUT}/\Delta I_{L}$ low enough for proper sensing operation purposes, it is recommended to use a 4.7 µH inductor for Smartphone mode (a 2.2 µH might however be used, but the efficiency might be lower than with 4.7 µH at light output loads depending on the inductor characteristics).

L (µH)	Supplier	Component Code	EIA Size	DCR typ (mΩ)	I _{SAT} (A)
2.2	Toko	1269AS-H-2R2N = P2	1008	130	2.4
2.2	Murata	LQM2HPN2R2MG0	1008	80	1.3
2.2	Murata	LQM21PN2R2NGC	0805	250	0.8
4.7	Toko	1269AS-H-4R7N = P2	1008	250	1.6
4.7	Murata	LQM21PN4R7MGR	0805	230	0.8
4.7	FDK	MIPS2520D4R7	1008	280	0.7

Table 3. Inductor Selection Boost

8.2 Capacitor Selection

For the best input voltage filtering, low ESR ceramic capacitors are recommended. The DIO5638 has an analog input pin VIN. A 4.7 μF minimum bypass capacitor is required as close as possible from VIN to GND. This capacitor is also used as the boost converter input capacitor.

For better input voltage filtering, this value can be increased or two capacitors can be used: one 4.7 μ F input capacitor for the boost converter as well as a 1 μ F bypass capacitor close to the VIN pin. Refer to Table 4 for input capacitor recommendations.

For the best output voltage filtering, low-ESR ceramic capacitors are recommended. A minimum of 4.7 µF ceramic output capacitor is required. Higher capacitor values can be used to improve the load transient response. Refer to Table 4 for output capacitor recommendations.

Capacitor (µF)	Supplier	Component Code	EIA size (Thickness max.)	Voltage Rating (V)	Comments
2.2	Murata	GRM188R61C225KAAD	0603 (0.9 mm)	16	C _{FLY}
4.7	Murata	GRM188R61C475KAAJ	0603 (0.95 mm)	16	C _{IN} , C _{NEG} , C _{POS} , C _{REG}
10	Murata	GRM219R61C106KA73	0603 (0.95 mm)	16	C _{NEG} , C _{REG}

Layout Guidelines

8.3

PCB layout is an important task in power supply design. A good PCB layout minimizes EMI and allows very good output voltage regulation. For the DIO5638, the following PCB layout guidelines are recommended.

- Keep the power ground plane on the top layer (all capacitor grounds and PGND pins must be connected together with one uninterrupted ground plane).
- AGND and PGND must be connected together on the same ground plane.
- Place the flying capacitor as close as possible to the IC.
- Always avoid vias when possible. They have high inductance and resistance. If vias are necessary, always
 use more than one in parallel to decrease parasitic, especially for power lines.
- Connect REG pins together.
- For high dv/dt signals (switch pin trances): keep the copper area to a minimum to prevent making unintentional parallel plate capacitors with other traces or to a ground plane. Best to route signal and return on the same layer.
- For high di/dt signals: keep traces short, wide, and closely spaced. This will reduce stray inductance and decrease the current loop area to help prevent EMI.
- Keep the input capacitor close to the IC with low inductance traces.
- Keep trace from switching node pin to inductor short if possible: it reduces EMI emission and noise that may couple into other portions of the converter.
- Isolate analog signal paths from power paths.



Typical Performance Characteristics

 T_{A} = 25°C, V_{IN} = 3.7 V, V_{POS} = 5.4 V, V_{NEG} = -5.4 V, unless otherwise noted.

























Tablet ripple $C_{OUT} = 10 \text{ uF}$ $V_{IN} = 3.7, V_{POS} = 5.4 \text{ V}, V_{NEG} = -5.4 \text{ V}, \text{ no load}$



 $\label{eq:course} \begin{array}{l} \mbox{Tablet ripple} \\ \mbox{C}_{OUT} = 10 \mbox{ uF} \\ \mbox{V}_{IN} = 3.7, \mbox{ V}_{POS} = 5.4 \mbox{ V}, \mbox{ V}_{NEG} = -5.4 \mbox{ V}, \mbox{ I}_{OUT} = 220 \mbox{ mA} \end{array}$



DIO5638 Physical Dimensions: WLCSP-15 Ball - E -X1 -— E1 – X2 Y1 b D D1 PIN1 9 ł Υ2 1 BOTTOM VIEW TOP VIEW (BALL SIDE) (MARK SIDE) -25um Backside Tape **Common Dimensions (mm)** Symbol Min Nom Max 0.585 0.605 0.625 А Α2 Α A1 0.175 0.200 0.225 Α1 A2 0.385 0.405 0.425 1.995 D 1.935 1.965 SIDE VIEW D1 1.600 BSC Е 1.410 1.440 1.470 NOTES: ALL WAFER ORIENTATION NOTCH DOWN E1 0.800BSC 0.235 0.260 0.285 b 0.400 BSC е

x1 x2

y1

y2	0.1825 REF	

0.320 REF

0.320 REF

0.1825 REF



CONTACT US

Dioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as, cell phone, handheld products, laptops, and medical equipment and so on. Dioo's product families include analog signal processing and amplifying, LED drivers and charger IC. Go to http://www.dioo.com for a complete list of Dioo product families.

For additional product information, or full datasheet, please contact with our sales department or representatives.