

# DIO4482X

## USB Type-C Analog Audio Switch with Protection Function

### Features

- Power supply voltage range: 2.7 V to 5.5 V
- Version information:
  - DIO4482/DIO4482L: Default: DP\_R~DP; DN\_L~DN; turn-on
  - DIO4482B/DIO4482LB: Default: DP\_R~DP; DN\_L~DN; SBU1~SBU1\_H; SBU2~SBU2\_H turn-on
- USB 2.0 high speed switch:
  - -3 dB bandwidth: 970 MHz
  - $R_{ON} = 4.3 \Omega$  (Typ)
- Audio switch
  - Negative rail capability: -3.6 V to 3.6 V
  - THD + N = -110 dB, 1 V<sub>RMS</sub>, f = 20 Hz to 20 kHz, 32  $\Omega$  load
  - -3 dB bandwidth: 830 MHz
  - $R_{ON} = 1.0 \Omega$  (Typ)
- High voltage protection
  - +20 V DC tolerance on USB type-C pins
  - +25 V surge capable on USB type-C pins
  - -20 V surge capable on USB type-C pins
  - $\pm 8$  kV HBM ESD
- Over voltage protection:
  - DP\_R, DN\_L V<sub>TH</sub> = 4.8 V (Typ)
  - SBU1/SBU2/GSBU1/GSBU2 V<sub>TH</sub> = 4.5 V (Typ)
- Support OMTP, CTIA, and 3-pole audio jack pinouts
- Support moisture detection
- 25-ball WLCSP package (2.24 mm × 2.28 mm)


### Applications

- Mobile phones
- Tablets
- Notebook PCs
- Media players

### Descriptions

The DIO4482/DIO4482B/DIO4482L/DIO4482LB are high-performance USB Type-C analog switches that support analog audio headsets and can be used in portable multimedia devices. They can detect OMTP, CTIA, or 3-pole headsets and configure pinouts automatically. The DIO4482/B/L/LB shares common Type-C pins to pass USB 2.0 signal, analog audio signal, sidebands use wires and analog microphone signals. The DIO4482/B/L/LB also supports high voltages and surge on SBUx pins and USB pins on the USB Type-C receptacle side.

### Block Diagram






## DIO4482X

### Ordering Information

| Ordering Part No. | Top Marking | MSL | RoHS  | T <sub>A</sub> | Package  |                   |
|-------------------|-------------|-----|-------|----------------|----------|-------------------|
| DIO4482WL25       | D4HB        | 1   | Green | -40 to 85°C    | WLCSP-25 | Tape & Reel, 3000 |
| DIO4482LWL25      | DH2L        | 1   | Green | -40 to 85°C    | WLCSP-25 | Tape & Reel, 3000 |
| DIO4482BWL25      | DH2B        | 1   | Green | -40 to 85°C    | WLCSP-25 | Tape & Reel, 3000 |
| DIO4482LBWL25     | D2LB        | 1   | Green | -40 to 85°C    | WLCSP-25 | Tape & Reel, 3000 |

### Pin Assignment



WLCSP-25

Figure 1. Top view



## DIO4482X

### USB Type-C Analog Audio Switch with Protection Function

#### Pin Descriptions

| Pin | Name   | Description                                                                     |
|-----|--------|---------------------------------------------------------------------------------|
| A5  | VCC    | Power supply (2.7 V to 5.5 V)                                                   |
| B5  | GND    | Chip ground                                                                     |
| D5  | DP_R   | USB/Audio common pin                                                            |
| D4  | DN_L   | USB/Audio common pin                                                            |
| E5  | DP     | USB data (differential +)                                                       |
| E4  | DN     | USB data (differential -)                                                       |
| C5  | R      | Audio – right channel                                                           |
| C4  | L      | Audio – left channel                                                            |
| A3  | SBU1   | Sideband use wire 1                                                             |
| A2  | SBU2   | Sideband use wire 2                                                             |
| C1  | MIC    | Microphone signal                                                               |
| B2  | AGND   | Audio signal ground                                                             |
| B3  | AGND   | Audio signal ground                                                             |
| E2  | SENSE  | Audio ground reference output                                                   |
| C3  | INT    | I <sup>2</sup> C Interrupt output, active low (open drain)                      |
| D2  | CC_IN  | Audio accessory attachment detection input                                      |
| D1  | GSBU1  | Audio sense path 1 to headset jack GND                                          |
| E1  | GSBU2  | Audio sense path 2 to headset jack GND                                          |
| C2  | DET    | Push-pull output. When CC_IN > 1.5 V, DET is low and CC_IN < 1.2 V, DET is high |
| D3  | SCL    | I <sup>2</sup> C clock                                                          |
| E3  | SDA    | I <sup>2</sup> C data                                                           |
| B1  | SBU2_H | Host side sideband use wire 2                                                   |
| A1  | SBU1_H | Host side sideband use wire 1                                                   |
| A4  | ENN    | Chip enable, active low, internal pull-down by 470 k $\Omega$                   |
| B4  | ADDR   | I <sup>2</sup> C slave address pin                                              |

### Absolute Maximum Ratings

Stresses beyond those listed under the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only, and functional operations of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Symbol              | Parameter                                                                    |                                              | Rating                                                                                      | Unit          |
|---------------------|------------------------------------------------------------------------------|----------------------------------------------|---------------------------------------------------------------------------------------------|---------------|
| $V_{CC}$            | Supply voltage from VCC                                                      |                                              | -0.5 to 6.5                                                                                 | V             |
| $V_{CC\_IN}$        | $V_{CC\_IN}$ to GND                                                          |                                              | -0.5 to 20                                                                                  | V             |
| $V_{SW\_C}$         | $V_{DP\_R}$ to GND, $V_{DN\_L}$ to GND                                       |                                              | -3.5 to 20                                                                                  | V             |
| $V_{SW\_USB}$       | $V_{DP}$ to GND, $V_{DN}$ to GND                                             |                                              | -0.5 to 6.5                                                                                 | V             |
| $V_{SW\_Audio}$     | $V_L$ to GND, $V_R$ to GND                                                   |                                              | -3.6 to 6.5                                                                                 | V             |
| $V_{V\_SBUx/GSBUx}$ | $V_{SBU1}$ to GND, $V_{SBU2}$ to GND, $V_{GSBU1}$ to GND, $V_{GSBU2}$ to GND |                                              | -0.5 to 20                                                                                  | V             |
| $V_{VSBUx\_H}$      | $V_{SBU1\_H}$ to GND, $V_{SBU2\_H}$ to GND                                   |                                              | -0.5 to 6.5                                                                                 | V             |
| $V_{I/O}$           | SENSE, MIC, DET, INT to GND                                                  |                                              | -0.5 to 6.5                                                                                 | V             |
| $V_{CNTRL}$         | Control input voltage                                                        | SDA, SCL, ENN, ADDR                          | -0.5 to 6.5                                                                                 | V             |
| $I_{SW\_Audio}$     | Switch I/O current, audio path                                               |                                              | -250 to 250                                                                                 | mA            |
| $I_{SW\_USB}$       | Switch I/O current, USB path                                                 |                                              | 100                                                                                         | mA            |
| $I_{SW\_MIC}$       | Switch I/O current, MIC to SBU1 or SBU2                                      |                                              | 50                                                                                          | mA            |
| $I_{SW\_SBUx}$      | Switch I/O current, SBUx to SBUx_H                                           |                                              | 50                                                                                          | mA            |
| $I_{SW\_SENSE}$     | Switch I/O current, SENSE to GSBU1 or GSBU2                                  |                                              | 100                                                                                         | mA            |
| $I_{SW\_AGND}$      | Switch I/O current, AGND to SBU1 or SBU2                                     |                                              | 500                                                                                         | mA            |
| $I_{IK}$            | DC input diode current                                                       |                                              | -50                                                                                         | mA            |
| ESD                 | HBM                                                                          | Human body model,<br>ANSI/ESDA/JEDEC JS-001  | Connector side and power pins:<br>$V_{CC}$ , SBU1, SBU2, DP_R, DN_L,<br>GSBU1, GSBU2, CC_IN | $\pm 8$<br>kV |
|                     |                                                                              |                                              | Host side pins: the rest pins                                                               | $\pm 5$<br>kV |
|                     | CDM                                                                          | Charged device model, ANSI/ESDA/JEDEC JS-002 |                                                                                             | $\pm 2$<br>kV |
| $T_{STG}$           | Storage temperature                                                          |                                              | -65 to 150                                                                                  | °C            |

### Recommend Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol                             | Parameter                                                                                                  |                    | Min   | Typ | Max             | Unit |
|------------------------------------|------------------------------------------------------------------------------------------------------------|--------------------|-------|-----|-----------------|------|
| Power                              |                                                                                                            |                    |       |     |                 |      |
| V <sub>CC</sub>                    | Supply voltage                                                                                             |                    | 2.7   |     | 5.5             | V    |
| USB switch                         |                                                                                                            |                    |       |     |                 |      |
| V <sub>SW_USB</sub>                | V <sub>DP</sub> to GND, V <sub>DN</sub> to GND, V <sub>DP_R</sub> to GND, V <sub>DN_L</sub> to GND         |                    | 0     |     | 3.6             | V    |
| AUDIO switch                       |                                                                                                            |                    |       |     |                 |      |
| V <sub>SW_Audio</sub>              | V <sub>DP_R</sub> to GND, V <sub>DN_L</sub> to GND, V <sub>L</sub> to GND, V <sub>R</sub> to GND           |                    | −3.6  |     | 3.6             | V    |
| MIC switch                         |                                                                                                            |                    |       |     |                 |      |
| V <sub>SBU_MIC</sub>               | V <sub>SBU1</sub> to GND, V <sub>SBU2</sub> to GND, V <sub>MIC</sub> to GND                                |                    | 0     |     | 3.6             | V    |
| SENSE switch                       |                                                                                                            |                    |       |     |                 |      |
| V <sub>VGSBU_SEN</sub>             | V <sub>G SBU1</sub> to GND, V <sub>G SBU2</sub> to GND, V <sub>SENSE</sub> to GND                          |                    | 0     |     | 3.6             | V    |
| SBU TO SBUX_H switch               |                                                                                                            |                    |       |     |                 |      |
| V <sub>VGSBU</sub>                 | V <sub>SBU1</sub> to GND, V <sub>SBU2</sub> to GND, V <sub>SBU1_H</sub> to GND, V <sub>SBU2_H</sub> to GND |                    | 0     |     | 3.6             | V    |
| CC_IN pin                          |                                                                                                            |                    |       |     |                 |      |
| V <sub>CC_IN</sub>                 | V <sub>CC_IN</sub> to GND                                                                                  |                    | 0     |     | 5.5             | V    |
| Control voltage (ADDR/ENN/SDA/SCL) |                                                                                                            |                    |       |     |                 |      |
| V <sub>IH</sub>                    | DIO4482WL25                                                                                                | Input voltage high | 1.3   |     | V <sub>CC</sub> | V    |
| V <sub>IL</sub>                    |                                                                                                            | Input voltage low  |       |     | 0.5             | V    |
| V <sub>IH</sub>                    | DIO4482LWL25                                                                                               | Input voltage high | 0.825 |     | V <sub>CC</sub> | V    |
| V <sub>IL</sub>                    |                                                                                                            | Input voltage low  |       |     | 0.35            | V    |
| Operating temperature              |                                                                                                            |                    |       |     |                 |      |
| T <sub>A</sub>                     | Ambient operating temperature                                                                              |                    | −40   | 25  | 85              | °C   |

### DC Electrical Characteristics

$V_{CC} = 2.7\text{ V to }5.5\text{ V}$ ,  $V_{CC}(\text{Typ.}) = 3.3\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$ , and  $T_A(\text{Typ.}) = 25^\circ\text{C}$ , unless otherwise specified.

| Symbol                            | Parameter                                              | Conditions                                               | Power                            | Min | Typ | Max | Unit |
|-----------------------------------|--------------------------------------------------------|----------------------------------------------------------|----------------------------------|-----|-----|-----|------|
| I <sub>CC</sub>                   | Supply current                                         | USB switches ON, SBUx to SBUx_H switches ON              | V <sub>CC</sub> = 4.2 V          |     | 70  |     | μA   |
|                                   |                                                        | Audio switches ON, MIC switch ON and Audio GND switch ON |                                  |     | 70  |     | μA   |
| I <sub>CCZ</sub>                  | Quiescent current                                      | ENN = L, 04H'b7 = 0                                      |                                  |     |     | 2   |      |
| USB/AUDIO common pins: DP_R, DN_L |                                                        |                                                          |                                  |     |     |     |      |
| I <sub>OZ</sub>                   | Off leakage current of DP_R and DN_L                   | DN_L, DP_R = -3 V to 3.6 V                               | V <sub>CC</sub> = 2.7 V to 5.5 V | -3  |     | 3   | μA   |
| I <sub>OFF</sub>                  | Power-off leakage current of DP_R and DN_L             | DN_L, DP_R = 0 V to 3.6 V                                | Power off                        | -3  |     | 3   | μA   |
| V <sub>OV_TRIP</sub>              | Input OVP lockout                                      | Rising edge                                              | V <sub>CC</sub> = 2.7 V to 5.5 V | 4.6 | 4.8 | 5   | V    |
| V <sub>OV_HYS</sub>               | Input OVP hysteresis                                   |                                                          |                                  |     | 0.3 |     | V    |
| AUDIO switch                      |                                                        |                                                          |                                  |     |     |     |      |
| I <sub>ON</sub>                   | On leakage current of audio switch                     | DN_L, DP_R = -3 V to 3 V, DP, DN, R, L = float           | V <sub>CC</sub> = 2.7 V to 5.5 V | -3  |     | 3   | μA   |
| I <sub>OFF</sub>                  | Power-off leakage current of L and R                   | L, R = 0 V to 3 V; DP_R, DN_L = float                    | Power off                        | -1  |     | 1   | μA   |
| R <sub>ON</sub>                   | Switch on resistance                                   | I <sub>SW</sub> = 100 mA, V <sub>SW</sub> = -3 V to 3 V  | V <sub>CC</sub> = 2.7 V to 5.5 V |     | 1   |     | Ω    |
| R <sub>SHUNT</sub>                | Pull down resistor on R/L pin when audio switch is off | L = R = 3 V                                              |                                  | 6   | 10  | 14  | kΩ   |
| USB switch                        |                                                        |                                                          |                                  |     |     |     |      |
| I <sub>ON</sub>                   | On leakage current of USB switch                       | DN_L, DP_R = 0 V to 3.6 V, DP, DN, R, L = float          | V <sub>CC</sub> = 2.7 V to 5.5 V | -3  |     | 3   | μA   |
| I <sub>OZ</sub>                   | Off leakage current of DP and DN                       | DN, DP = 0 V to 3.6 V                                    | V <sub>CC</sub> = 2.7 V to 5.5 V | -3  |     | 3   | μA   |
| I <sub>OFF</sub>                  | Power-off leakage current of DP and DN                 | DN, DP = 0 V to 3.6 V                                    | Power off                        | -3  |     | 3   | μA   |
| R <sub>ON_USB</sub>               | USB switch on resistance                               | I <sub>SW</sub> = 8 mA, V <sub>SW</sub> = 0.4 V          | V <sub>CC</sub> = 2.7 V to 5.5 V |     | 4.3 |     | Ω    |
| SENSE switch                      |                                                        |                                                          |                                  |     |     |     |      |
| I <sub>ON</sub>                   | Sense path leakage current                             | GSBUx = 0 V to 1 V, SENSE is floating                    | V <sub>CC</sub> = 2.7 V to 5.5 V | -2  |     | 2   | μA   |
| R <sub>ON</sub>                   | Sense switch ON resistance                             | I <sub>OUT</sub> = 100 mA, V <sub>SW</sub> = 1.0 V       | V <sub>CC</sub> = 2.7 V to 5.5 V |     | 270 |     | mΩ   |

|                                        |                                     |                                                         |                                  |     |     |     |    |
|----------------------------------------|-------------------------------------|---------------------------------------------------------|----------------------------------|-----|-----|-----|----|
| I <sub>oz</sub>                        | Off leakage current of SENSE        | SENSE = 0 V to 1.0 V                                    | V <sub>CC</sub> = 2.7 V to 5.5 V | -2  |     | 2   | μA |
|                                        | Off leakage current of GSBUX        | GSBUX = 1 V to 3.6 V                                    |                                  | -3  |     | 3   |    |
| I <sub>OFF</sub>                       | Power-off leakage current of SENSE  | SENSE = 0 V to 1.0 V                                    | V <sub>CC</sub> = 2.7 V to 5.5 V | -2  |     | 2   | μA |
|                                        | Power-off leakage current of GSBUX  | GSBUX = 0 V to 3.6 V                                    |                                  | -3  |     | 3   |    |
| V <sub>OV_TRIP</sub>                   | Input OVP lockout on GSBUX          | Rising edge                                             | V <sub>CC</sub> = 2.7 V to 5.5 V | 4.3 | 4.5 | 4.7 | V  |
| V <sub>OV_HYS</sub>                    | Input OVP hysteresis of GSBUX       |                                                         |                                  |     | 0.3 |     | V  |
| SBUX pins                              |                                     |                                                         |                                  |     |     |     |    |
| I <sub>oz</sub>                        | Off leakage current of SBUx         | SBUx = 0 V to 3.6 V                                     | V <sub>CC</sub> = 2.7 V to 5.5 V | -3  |     | 3   | μA |
| I <sub>OFF</sub>                       | Power-off leakage Current port SBUx | SBUx = 0 V to 3.6 V                                     | Power off                        | -2  |     | 10  | μA |
| V <sub>OV_TRIP</sub>                   | Input OVP lockout                   | Rising edge                                             | V <sub>CC</sub> = 2.7 V to 5.5 V | 4.3 | 4.5 | 4.7 | V  |
| V <sub>OV_HYS</sub>                    | Input OVP hysteresis                |                                                         |                                  |     | 0.3 |     | V  |
| MIC switch                             |                                     |                                                         |                                  |     |     |     |    |
| I <sub>ON</sub>                        | On leakage current of MIC switch    | SBUx = 0 V to 3.6 V, MIC is floating                    | V <sub>CC</sub> = 2.7 V to 5.5 V | -3  |     | 3   | μA |
| I <sub>oz</sub>                        | Off leakage current of MIC          | MIC = 0 V to 3.6 V                                      |                                  | -1  |     | 1   | μA |
| I <sub>OFF</sub>                       | Power off leakage current of MIC    | MIC = 0 V to 3.6 V                                      | Power off                        | -1  |     | 1   | μA |
| R <sub>ON</sub>                        | MIC switch on resistance            | V <sub>SW</sub> = 3.6 V, I <sub>sw</sub> = 30 mA        | V <sub>CC</sub> = 2.7 V to 5.5 V |     | 3.3 |     | Ω  |
| SBUX_H switch                          |                                     |                                                         |                                  |     |     |     |    |
| I <sub>ON</sub>                        | On leakage current of SBUx_H switch | SBUx = 0 V to 3.6 V, SBUx_H is floating                 | V <sub>CC</sub> = 2.7 V to 5.5 V | -3  |     | 3   | μA |
| I <sub>oz</sub>                        | Off leakage of SBUx_H               | SBUx_H = 0 V to 3.6 V                                   |                                  | -1  |     | 1   | μA |
| I <sub>OFF</sub>                       | Power off leakage current of SBUx_H | SBUx_H = 0 V to 3.6 V                                   | Power off                        | -1  |     | 1   | μA |
| R <sub>ON</sub>                        | SBUx_H switch on resistance         | V <sub>SW</sub> = 0 V to 3.6 V, I <sub>sw</sub> = 30 mA | V <sub>CC</sub> = 2.7 V to 5.5 V |     | 2.8 |     | Ω  |
| AUDIO ground switch: pin: AGND TO SBUX |                                     |                                                         |                                  |     |     |     |    |
| R <sub>ON</sub>                        | AGND switch on resistance           | I <sub>SOURCE</sub> = 100 mA on SBUx                    | V <sub>CC</sub> = 2.7 V to 5.5 V |     | 66  |     | mΩ |
| CC_IN pin                              |                                     |                                                         |                                  |     |     |     |    |
| V <sub>TH_L</sub>                      | Input low threshold                 |                                                         | V <sub>CC</sub> = 2.7 V to 5.5 V |     | 1.2 |     | V  |
| V <sub>TH_H</sub>                      | Input high threshold                |                                                         |                                  |     | 1.5 |     | V  |
| I <sub>IN</sub>                        | Input leakage of CC_IN              | CC_IN = 0 V to 5.5 V                                    |                                  |     |     | 1   | μA |

| INT, DET pins      |                                   |                               |                                  |       |     |      |    |
|--------------------|-----------------------------------|-------------------------------|----------------------------------|-------|-----|------|----|
| V <sub>OH</sub>    | Output high for DET               | I <sub>o</sub> = −2 mA        | V <sub>CC</sub> = 2.7 V to 5.5 V | 1.5   | 1.8 | 2    | V  |
| V <sub>OL</sub>    | Output low for DET and INT        | I <sub>o</sub> = 2 mA         |                                  |       |     | 0.4  | V  |
| ADDR pin           |                                   |                               |                                  |       |     |      |    |
| V <sub>IH</sub>    | DIO4482WL25                       | Input voltage high            | V <sub>CC</sub> = 2.7 V to 5.5 V | 1.3   |     |      | V  |
| V <sub>IL</sub>    | DIO4482BWL25                      | Input voltage low             |                                  |       |     | 0.5  | V  |
| V <sub>IH</sub>    | DIO4482LWL25                      | Input voltage high            |                                  | 0.825 |     |      |    |
| V <sub>IL</sub>    | DIO4482LBWL25                     | Input voltage low             |                                  |       |     | 0.35 |    |
| I <sub>IN</sub>    | Control input leakage             | ADDR = 0 V to V <sub>CC</sub> |                                  | −1    |     | 1    | μA |
| ENN pin            |                                   |                               |                                  |       |     |      |    |
| V <sub>IH</sub>    | DIO4482WL25                       | Input voltage high            | V <sub>CC</sub> = 2.7 V to 5.5 V | 1.3   |     |      | V  |
| V <sub>IL</sub>    | DIO4482BWL25                      | Input voltage low             |                                  |       |     | 0.5  | V  |
| V <sub>IH</sub>    | DIO4482LWL25                      | Input voltage high            |                                  | 0.825 |     |      | V  |
| V <sub>IL</sub>    | DIO4482LBWL25                     | Input voltage low             |                                  |       |     | 0.35 | V  |
| R <sub>PD</sub>    | Internal pull down resistor       |                               |                                  |       | 470 |      | kΩ |
| SDS, SCL pins      |                                   |                               |                                  |       |     |      |    |
| V <sub>ILI2C</sub> | DIO4482WL25                       | Low-level input voltage       | V <sub>CC</sub> = 2.7 V to 5.5 V |       |     | 0.5  | V  |
| V <sub>IHI2C</sub> | DIO4482BWL25                      | High-level input voltage      |                                  | 1.3   |     |      | V  |
| V <sub>ILI2C</sub> | DIO4482LWL25                      | Low-level input voltage       |                                  |       |     | 0.35 | V  |
| V <sub>IHI2C</sub> | DIO4482LBWL25                     | High-level input voltage      |                                  | 0.825 |     |      | V  |
| I <sub>I2C</sub>   | Input current of SDA and SCL pins | SCL/SDA = 0 V to 3.6 V        |                                  | −2    |     | 2    | μA |
| V <sub>OLSDA</sub> | Low-level output voltage          | I <sub>OLSDA</sub> = 2 mA     |                                  |       |     | 0.3  | V  |
| I <sub>OLSDA</sub> | Low-level output current          | V <sub>OLSDA</sub> = 0.2 V    |                                  | 10    |     |      | mA |

### Note:

(1) Specifications subject to change without notice.

### AC Electrical Characteristics

$V_{CC}=2.7\text{ V to }5.5\text{ V}$ ,  $V_{CC}(\text{Typ.})=3.3\text{ V}$ ,  $T_A = -40^{\circ}\text{C to }85^{\circ}\text{C}$ , and  $T_A(\text{Typ.})=25^{\circ}\text{C}$ , unless otherwise specified.

| Symbol                  | Parameter                                                             | Conditions                                                                                       | Power                   | Min  | Typ  | Max | Unit |
|-------------------------|-----------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|-------------------------|------|------|-----|------|
| AUDIO switch            |                                                                       |                                                                                                  |                         |      |      |     |      |
| t <sub>delay</sub>      | Audio switch turn on delay time                                       | DP_R = DN_L = 1 V,<br>R <sub>L</sub> = 32 Ω                                                      | V <sub>CC</sub> = 3.3 V |      | 40   |     | μs   |
| t <sub>rise</sub>       | Audio switch turn on rising time <sup>(1)</sup>                       | DP_R = DN_L = 1 V,<br>R <sub>L</sub> = 32 Ω                                                      |                         |      | 75   |     | μs   |
| t <sub>OFF</sub>        | Audio switch turn-off time                                            | DP_R = DN_L = 1 V,<br>R <sub>L</sub> = 32 Ω                                                      |                         |      | 7    |     | μs   |
| X <sub>TALK</sub>       | Cross talk (adjacent)                                                 | f = 1 kHz, R <sub>L</sub> = 50 Ω,<br>V <sub>SW</sub> = 1 V <sub>RMS</sub>                        |                         |      | -90  |     | dB   |
| BW                      | -3 dB bandwidth                                                       | R <sub>L</sub> = 50 Ω                                                                            |                         |      | 830  |     | MHz  |
| OIRR                    | Off isolation                                                         | f = 1 kHz, R <sub>L</sub> = 50 Ω,<br>C <sub>L</sub> = 0 pF, V <sub>SW</sub> = 1 V <sub>RMS</sub> |                         |      | -95  |     | dB   |
| THD+N                   | Total harmonic distortion + noise performance with A-weighting filter | R <sub>L</sub> = 600 Ω,<br>f = 20 Hz ~ 20 kHz,<br>V <sub>SW</sub> = 2V <sub>RMS</sub>            |                         |      | -110 |     | dB   |
|                         |                                                                       | R <sub>L</sub> = 32 Ω,<br>f = 20 Hz ~ 20 kHz,<br>V <sub>SW</sub> = 1 V <sub>RMS</sub>            |                         |      | -110 |     | dB   |
|                         |                                                                       | R <sub>L</sub> = 16 Ω,<br>f = 20 Hz ~ 20 kHz,<br>V <sub>SW</sub> = 0.5 V <sub>RMS</sub>          |                         | -108 |      | dB  |      |
| USB switch              |                                                                       |                                                                                                  |                         |      |      |     |      |
| t <sub>ON</sub>         | USB switch turn-on time                                               | DP_R = DN_L =1.5 V,<br>R <sub>L</sub> = 50 Ω                                                     | V <sub>CC</sub> = 3.3 V |      | 40   |     | μs   |
| t <sub>OFF</sub>        | USB switch turn-off time                                              | DP_R = DN_L =1.5 V,<br>R <sub>L</sub> = 50 Ω                                                     |                         |      | 6    |     | μs   |
| BW                      | -3 dB bandwidth                                                       | R <sub>L</sub> = 50 Ω                                                                            |                         |      | 970  |     | MHz  |
| OIRR                    | Off Isolation between DP, DN and Common Node Pins                     | f = 1 kHz, R <sub>L</sub> = 50 Ω,<br>C <sub>L</sub> = 0 pF, V <sub>SW</sub> = 1 V <sub>RMS</sub> |                         |      | -100 |     | dB   |
| t <sub>OVP</sub>        | DP_R and DN_L pins OVP response time                                  | Vsw = 3.5 V to 5.5 V                                                                             |                         |      | 0.4  |     | μs   |
| MIC/AUDIO ground switch |                                                                       |                                                                                                  |                         |      |      |     |      |
| t <sub>delay_MIC</sub>  | MIC switch turn-on delay time                                         | SBUx = 1 V, R <sub>L</sub> = 50 Ω                                                                | V <sub>CC</sub> = 3.3 V |      | 75   |     | μs   |
| t <sub>rise_MIC</sub>   | MIC switch turn-on rising time <sup>(1)</sup>                         |                                                                                                  |                         |      | 120  |     |      |
| t <sub>delay_AGND</sub> | AGND switch turn-on time                                              | SBUx pulled up to 0.5 V by 16 Ω, AGND connect to GND                                             |                         |      | 1    |     | ms   |
| t <sub>rise_AGND</sub>  | AGND switch turn-on rising time <sup>(1)</sup>                        |                                                                                                  |                         |      | 1.5  |     |      |
| t <sub>OFF_MIC</sub>    | MIC switch turn-off time                                              | SBUx = 2.5 V, R <sub>L</sub> = 50 Ω                                                              |                         |      | 6    |     | μs   |



## DIO4482X

### USB Type-C Analog Audio Switch with Protection Function

|                            |                                                 |                                                   |                         |  |     |  |     |
|----------------------------|-------------------------------------------------|---------------------------------------------------|-------------------------|--|-----|--|-----|
| t <sub>OFF_Audio GND</sub> | AGND switch turn-off time                       | SBUx: I <sub>source</sub> = 10 mA, clamp to 2.5 V |                         |  | 65  |  | μs  |
| BW                         | -3dB bandwidth                                  | R <sub>L</sub> = 50 Ω                             |                         |  | 60  |  | MHz |
| SBUx_H switch              |                                                 |                                                   |                         |  |     |  |     |
| t <sub>ON</sub>            | SBUx_H switch turn-on time                      | SBUx = 2.5 V, R <sub>L</sub> = 50 Ω               | V <sub>CC</sub> = 3.3 V |  | 65  |  | μs  |
| t <sub>OFF</sub>           | SBUx_H switch turn-off time                     |                                                   |                         |  | 150 |  | ns  |
| BW                         | -3dB Bandwidth                                  | R <sub>L</sub> = 50 Ω                             |                         |  | 60  |  | MHz |
| t <sub>OVP</sub>           | SBUx pins OVP response time                     | V <sub>sw</sub> = 3.5 V to 5.5 V                  |                         |  | 0.4 |  | μs  |
| SENSE switch               |                                                 |                                                   |                         |  |     |  |     |
| t <sub>delay</sub>         | Sense switch turn-on delay time                 | GSBUx = 1 V, R <sub>L</sub> = 50 Ω                | V <sub>CC</sub> = 3.3 V |  | 280 |  | μs  |
| t <sub>rise</sub>          | Sense switch turn-on rising time <sup>(1)</sup> |                                                   |                         |  | 500 |  | μs  |
| t <sub>OFF</sub>           | Sense switch turn-off time                      |                                                   |                         |  | 6.5 |  | μs  |
| t <sub>OVP</sub>           | GSBUx pins OVP response time                    | V <sub>sw</sub> = 3.5 V to 5.5 V                  |                         |  | 0.4 |  | μs  |
| BW                         | -3dB Bandwidth                                  | R <sub>L</sub> = 50 Ω                             |                         |  | 150 |  | MHz |
| DET delay                  |                                                 |                                                   |                         |  |     |  |     |
| t <sub>DELAY_DET</sub>     | DET response delay                              | Transition from 0 to 1.8 V                        | V <sub>CC</sub> = 3.3 V |  | 0.9 |  | μs  |
|                            |                                                 | Transition from 1.8 to 0 V                        |                         |  | 2   |  |     |

#### Note:

- (1) Turn-on timing can be controlled by I<sup>2</sup>C register.
- (2) Specifications subject to change without notice.

### I<sup>2</sup>C Specification

$V_{CC} = 2.7\text{ V to } 5.5\text{ V}$ ,  $V_{CC}$  (Typ.) =  $3.3\text{ V}$ ,  $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ , and  $T_A$  (Typ.) =  $25^\circ\text{C}$ , unless otherwise specified.

| Symbol        | Parameter                                                                         | Min            | Typ | Max | Unit          |
|---------------|-----------------------------------------------------------------------------------|----------------|-----|-----|---------------|
| $f_{SCL}$     | I <sup>2</sup> C_SCL clock frequency                                              |                |     | 400 | kHz           |
| $t_{HD; STA}$ | Hold time (repeated) START condition                                              | 0.6            |     |     | $\mu\text{s}$ |
| $t_{LOW}$     | Low period of I <sup>2</sup> C_SCL clock                                          | 1.3            |     |     | $\mu\text{s}$ |
| $t_{HIGH}$    | High period of I <sup>2</sup> C_SCL clock                                         | 0.6            |     |     | $\mu\text{s}$ |
| $t_{SU; STA}$ | Set-up time for repeated START condition                                          | 0.6            |     |     | $\mu\text{s}$ |
| $t_{HD; DAT}$ | Data hold time <sup>(1)</sup>                                                     | 0              |     | 0.9 | $\mu\text{s}$ |
| $t_{SU; DAT}$ | Data set-up time <sup>(2)</sup>                                                   | 100            |     |     | ns            |
| $t_r$         | Rise time of I <sup>2</sup> C_SDA and I <sup>2</sup> C_SCL signals <sup>(2)</sup> | $20 + 0.1 C_b$ |     | 300 | ns            |
| $t_f$         | Fall time of I <sup>2</sup> C_SDA and I <sup>2</sup> C_SCL signals <sup>(2)</sup> | $20 + 0.1 C_b$ |     | 300 | ns            |
| $t_{SU; STO}$ | Set-up time for STOP condition                                                    | 0.6            |     |     | $\mu\text{s}$ |
| $t_{BUF}$     | Bus-free time between STOP and START conditions                                   | 1.3            |     |     | $\mu\text{s}$ |
| $t_{SP}$      | Pulse width of spikes that must be suppressed by the input filter                 | 0              |     | 50  | ns            |

#### Note:

(1) Guaranteed by characterization. Not production tested.

(2) A fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{SU; DAT} \geq \pm 250\text{ ns}$  must be met. This is automatically the case if the device does not stretch the LOW period of the I<sup>2</sup>C\_SCL signal. If such a device does stretch the LOW period of the I<sup>2</sup>C\_SCL signal, it must output the next data bit to the I<sup>2</sup>C\_SDA line  $t_{r\_max} + t_{SU; DAT} = 1000 + 250 = 1250\text{ ns}$  (according to the standard-mode I<sup>2</sup>C bus specification) before the I<sup>2</sup>C\_SCL line is released.




Figure 2. Definition of timing for full-speed mode devices on the I<sup>2</sup>C bus

### Capacitance

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $V_{CC} (\text{Typ.}) = 3.3 \text{ V}$ ,  $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ , and  $T_A (\text{Typ.}) = 25^\circ\text{C}$ , unless otherwise specified.

| Symbol                     | Parameter                             | Conditions                                                |     | Power                   | Min | Typ | Max | Unit |
|----------------------------|---------------------------------------|-----------------------------------------------------------|-----|-------------------------|-----|-----|-----|------|
| C <sub>CON_USB/Audio</sub> | On capacitance<br>(common port)       | f = 1 MHz, 100 mV <sub>PK-PK</sub> ,<br>100 mV DC bias    |     | V <sub>CC</sub> = 3.3 V |     | 8   |     | pF   |
| C <sub>OFF_USB/Audio</sub> | Off capacitance<br>(common port)      | f = 1 MHz, 100 mV <sub>PK-PK</sub> ,<br>100 mV DC bias    |     |                         |     | 6.5 |     | pF   |
| C <sub>OFF_USB</sub>       | Off capacitance<br>(non-common ports) | f = 1 MHz, 100 mV <sub>PK-PK</sub> ,<br>100 mV DC bias    |     |                         |     | 2.6 |     | pF   |
| C <sub>CON_SENSE_SW</sub>  | On capacitance<br>(common ports)      | f = 1 MHz, 100 mV <sub>PK-PK</sub> ,<br>100 mV DC bias    |     |                         |     | 55  |     | pF   |
| C <sub>OFF_SENSE_SW</sub>  | Off capacitance<br>(common ports)     | f = 1 MHz, 100 mV <sub>PK-PK</sub> ,<br>100 mV DC bias    |     |                         |     | 88  |     | pF   |
| C <sub>CON_MIC_SW</sub>    | On capacitance<br>(common ports)      | f = 1 MHz, 100 mV <sub>PK-PK</sub> ,<br>100 mV DC bias    |     |                         |     | 170 |     | pF   |
| C <sub>OFF_MIC_SW</sub>    | Off capacitance<br>(common ports)     | f = 1 MHz, 100 mV <sub>PK-PK</sub> ,<br>100 mV DC bias    |     |                         |     | 10  |     | pF   |
| C <sub>CON_AGND_SW</sub>   | On capacitance<br>(common port)       | f = 1 MHz, 100 mV <sub>PK-PK</sub> ,<br>100 mV DC bias    |     |                         |     | 125 |     | pF   |
| C <sub>CON_SBUx_H_SW</sub> | On capacitance<br>(common port)       | f = 1 MHz, 100 mV <sub>PK-PK</sub> ,<br>100 mV DC bias    |     |                         |     | 160 |     | pF   |
| C <sub>CNTRL</sub>         | Control input pin<br>capacitance      | f = 1 MHz,<br>100 mV <sub>PP</sub> ,<br>100 mV DC<br>bias | ENN |                         |     | 3   |     | pF   |



# DIO4482X

## USB Type-C Analog Audio Switch with Protection Function

### Register Maps

| ADDR | Register Name                              | Type | Reset Value    | BIT7                                          | BIT6               | BIT5                | BIT4            | BIT3               | BIT2           | BIT1               | BIT0                 |
|------|--------------------------------------------|------|----------------|-----------------------------------------------|--------------------|---------------------|-----------------|--------------------|----------------|--------------------|----------------------|
| 00H  | Device ID                                  | R    | 0XF3           | 1                                             | 1                  | 1                   | 1               | 0                  | 0              | 0                  | 1                    |
| 01H  | OVP interrupt mask                         | R/W  | 0x00           | Reserved                                      | Mask OVP interrupt | Mask OVP /DP_R      | Mask OVP /DN_L  | Mask OVP /SBU1     | Mask OVP /SBU2 | Mask OVP /GSBU1    | Mask OVP /GSBU2      |
| 02H  | OVP interrupt flag                         | R    | 0x00           | Reserved                                      | Reserved           | OVP/DP_R            | OVP/DN_L        | OVP/SBU1,SBU2      |                | OVP/GSBU1          | OVP/GSBU2            |
| 03H  | OVP status                                 | R    | 0x00           | Reserved                                      | Reserved           | OVP/DP_R            | OVP/DN_L        | OVP/SBU1,SBU2      |                | OVP/GSBU1          | OVP/GSBU2            |
| 04H  | Switch settings enable                     | R/W  | 4482/L: 0x98   | Device control                                | SBU1_H to SBUx     | SBU2_H to SBUx      | DN_L to DN or L | DP_R to DP or R    | Sense to GSBUx | MIC to SBUx        | Audio ground to SBUx |
|      |                                            |      | 4482B/L B:0xF8 |                                               |                    |                     |                 |                    |                |                    |                      |
| 05H  | Switch select                              | R/W  | 0x18           | Reserved                                      | SBU1_H to SBUx     | SBU2_H to SBUx      | DN_L to DN or L | DP_R to DP or R    | Sense to GSBUx | MIC to SBUx        | Audio ground to SBUx |
| 06H  | Switch status0                             | R    | 0x05           | Reserved                                      |                    | Sense switch status |                 | DP_R switch status |                | DN_L switch status |                      |
| 07H  | Switch status1                             | R    | 4482/L: 0x00   | Reserved                                      |                    |                     |                 |                    |                |                    |                      |
|      |                                            |      | 4482B/L B:0x23 |                                               |                    |                     |                 |                    |                |                    |                      |
| 08H  | Audio switch left channel turn-on control  | R/W  | 0x01           | Audio switch left channel slow control [7:0]  |                    |                     |                 |                    |                |                    |                      |
| 09H  | Audio switch right channel turn-on control | R/W  | 0x01           | Audio switch right channel slow control [7:0] |                    |                     |                 |                    |                |                    |                      |
| 0AH  | MIC switch turn-on control                 | R/W  | 0x01           | MIC switch slow control [7:0]                 |                    |                     |                 |                    |                |                    |                      |
| 0BH  | Sense switch turn-on control               | R/W  | 0x01           | Sense switch slow control [7:0]               |                    |                     |                 |                    |                |                    |                      |
| 0CH  | Audio ground switch turn-on control        | R/W  | 0x01           | Audio ground switch slow control [7:0]        |                    |                     |                 |                    |                |                    |                      |

|     |                                                                     |     |      |                                                                                   |                 |                             |                     |                             |                                       |                              |                                               |
|-----|---------------------------------------------------------------------|-----|------|-----------------------------------------------------------------------------------|-----------------|-----------------------------|---------------------|-----------------------------|---------------------------------------|------------------------------|-----------------------------------------------|
| 0DH | Timing delay between R switch enable and switch on order            | R/W | 0x00 | Timing delay between R switch enable and switch on order control [7:0]            |                 |                             |                     |                             |                                       |                              |                                               |
| 0EH | Timing delay between MIC switch enable and switch on order          | R/W | 0x00 | Timing delay between MIC switch enable and switch on order control [7:0]          |                 |                             |                     |                             |                                       |                              |                                               |
| 0FH | Timing delay between sense switch enable and switch on order        | R/W | 0x00 | Timing delay between sense switch enable and switch on order control [7:0]        |                 |                             |                     |                             |                                       |                              |                                               |
| 10H | Timing delay between Audio ground switch enable and switch on order | R/W | 0x00 | Timing delay between audio ground switch enable and switch on order control [7:0] |                 |                             |                     |                             |                                       |                              |                                               |
| 11H | Audio accessory status                                              | R   | 0x02 | Reserved                                                                          |                 |                             |                     |                             |                                       | CC_IN                        | DET                                           |
| 12H | Function enable                                                     | R/W | 0x00 | Reserved                                                                          | DET I/O control | RES detection range setting | GPIO control enable | Slow turn-on control enable | MIC auto break out control enable     | RES detection: auto clear    | Audio jack detection and configuration enable |
| 13H | RES detection pin setting                                           | R/W | 0x00 | Reserved                                                                          |                 |                             |                     |                             | Resistance detection pin select [2:0] |                              |                                               |
| 14H | RES detection value                                                 | R   | 0x00 | RES detection value [7:0]                                                         |                 |                             |                     |                             |                                       |                              |                                               |
| 15H | RES detection interrupt threshold                                   | R/W | 0x02 | Resistance detection threshold [7:0]                                              |                 |                             |                     |                             |                                       |                              |                                               |
| 16H | RES detection                                                       | R/W | 0X04 | Reserved                                                                          |                 |                             |                     | Res detection time [3:2]    |                                       | Res detection interval [1:0] |                                               |

|     |                                                          |     |      |                                 |  |                              |                           |                         |                          |
|-----|----------------------------------------------------------|-----|------|---------------------------------|--|------------------------------|---------------------------|-------------------------|--------------------------|
|     | interval                                                 |     |      |                                 |  |                              |                           |                         |                          |
| 17H | Audio jack status                                        | R   | 0x01 | Reserved                        |  | 4 pole, SBU2 to MIC          | 4 pole, SBU1 to MIC       | 3 pole                  | No audio                 |
| 18H | RES detection/audio jack detection interrupt flag        | R   | 0x00 | Reserved                        |  |                              | Audio jack detection done | Low resistance occurred | Low resistance detection |
| 19H | RES/audio jack detection interrupt mask                  | R/W | 0x00 | Reserved                        |  |                              | Audio detection done mask | Low resistance occurred | Low resistance detection |
| 1CH | MIC detection threshold DATA0                            | R/W | 0x20 | MIC threshold value DATA0 [7:0] |  |                              |                           |                         |                          |
| 1DH | MIC detection threshold DATA1                            | R/W | 0xFF | MIC threshold value DATA1 [7:0] |  |                              |                           |                         |                          |
| 1EH | I <sup>2</sup> C reset                                   | W/C | 0x00 | Reserved                        |  |                              |                           |                         | I <sup>2</sup> C reset   |
| 1FH | Current source setting                                   | R/W | 0x07 | Reserved                        |  | Current source setting [3:0] |                           |                         |                          |
| 20H | Timing delay between L switch enable and switch on order | R/W | 0x00 | Delay timing setting [7:0]      |  |                              |                           |                         |                          |

### I<sup>2</sup>C Slave Address

| ADDR     | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|----------|------|------|------|------|------|------|------|------|
| ADDR = L | 1    | 0    | 0    | 0    | 0    | 1    | 0    | R/W  |
| ADDR = H | 1    | 0    | 0    | 0    | 0    | 1    | 1    | R/W  |



# DIO4482X

## USB Type-C Analog Audio Switch with Protection Function

### Device ID

Address: 00h

Reset Value: 8'b 1111\_0011

Type: Read

| Bits  | Name        | Size | Description         |
|-------|-------------|------|---------------------|
| [7:6] | Vendor ID   | 2    | Vendor ID           |
| [5:3] | Version ID  | 3    | Device version ID   |
| [2:0] | Revision ID | 3    | Revision history ID |

### OVP Interrupt Mask

Address: 01h

Reset Value: 8'b 0000\_0000

Type: Read/Write

| Bits | Name                             | Size | Description                                                                                                          |
|------|----------------------------------|------|----------------------------------------------------------------------------------------------------------------------|
| 7    | Reserved                         | 1    | Do not use                                                                                                           |
| 6    | OVP interrupt mask control       | 1    | OVP interrupt function enable/disable<br>0: Controlled by [5:0] bit<br>1: Mask all connector side pins OVP interrupt |
| 5    | DP_R OVP interrupt mask control  | 1    | 0: Do not mask OVP interrupt<br>1: Mask OVP interrupt                                                                |
| 4    | DN_L OVP interrupt mask control  | 1    | 0: Do not mask OVP interrupt<br>1: Mask OVP interrupt                                                                |
| 3    | SBU1 OVP interrupt mask control  | 1    | 0: Do not mask OVP interrupt<br>1: Mask OVP interrupt                                                                |
| 2    | SBU2 OVP interrupt mask control  | 1    | 0: Do not mask OVP interrupt<br>1: Mask OVP interrupt                                                                |
| 1    | GSBU1 OVP interrupt mask control | 1    | 0: Do not mask OVP interrupt<br>1: Mask OVP interrupt                                                                |
| 0    | GSBU2 OVP Interrupt mask control | 1    | 0: Do not mask OVP interrupt<br>1: Mask OVP interrupt                                                                |

### OVP INTERRUPT Flag

Address: 02h

Reset Value: 8'b 0000\_0000

Type: Read Clear

| Bits  | Name             | Size | Description                                                                             |
|-------|------------------|------|-----------------------------------------------------------------------------------------|
| [7:6] | Reserved         | 2    | Do not use                                                                              |
| 5     | DP_R OVP         | 1    | 0: OVP event has not occurred<br>1: OVP event has occurred                              |
| 4     | DN_L OVP         | 1    | 0: OVP event has not occurred<br>1: OVP event has occurred                              |
| [3:2] | SBU1    SBU2 OVP | 2    | 0: OVP event has not occurred<br>1: At least one of SBU1 or SBU2 OVP event has occurred |



## DIO4482X

### USB Type-C Analog Audio Switch with Protection Function

|   |           |   |                                                            |
|---|-----------|---|------------------------------------------------------------|
| 1 | GSBU1 OVP | 1 | 0: OVP event has not occurred<br>1: OVP event has occurred |
| 0 | GSBU2 OVP | 1 | 0: OVP event has not occurred<br>1: OVP event has occurred |

#### OVP Status

Address: 03h

Reset Value: 8'b 0000\_0000

Type: Read

| Bits  | Name             | Size | Description                                                                             |
|-------|------------------|------|-----------------------------------------------------------------------------------------|
| [7:6] | Reserved         | 2    | Do not use                                                                              |
| 5     | OVP on DP_R PIN  | 1    | 0: OVP event has not occurred<br>1: OVP event has occurred                              |
| 4     | OVP on DN_L PIN  | 1    | 0: OVP event has not occurred<br>1: OVP event has occurred                              |
| [3:2] | SBU1    SBU2 OVP | 2    | 0: OVP event has not occurred<br>1: At least one of SBU1 or SBU2 OVP event has occurred |
| 1     | OVP on GSBU1 PIN | 1    | 0: OVP event has not occurred<br>1: OVP event has occurred                              |
| 0     | OVP on GSBU2 PIN | 1    | 0: OVP event has not occurred<br>1: OVP event has occurred                              |

#### Switching Setting Enable

Address: 04h

Reset Value: DIO4482/L: 8'b 1001\_1000

DIO4482B/LB: 8'b 1111\_1000

Type: Read/Write

| Bits | Name                     | Size | Description                                                                                                                                                                                                                                                            |
|------|--------------------------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7    | Device enable            | 1    | 0: Device disable; L, R pull down by 10 kΩ and other switch nodes will be high-Z for positive input.<br>1: Device enable.<br>Device enable = 1      Device enable = 0<br>ENN = 1    device disable      Device disable<br>ENN = 0    device enable      Device disable |
| 6    | SBU1_H to SBUx switches  | 1    | 0: Switch disable; SBU1_H will be high-Z for positive input<br>1: Switch enable                                                                                                                                                                                        |
| 5    | SBU2_H to SBUx switches  | 1    | 0: Switch disable; SBU2_H will be high-Z for positive input<br>1: Switch enable                                                                                                                                                                                        |
| 4    | DN_L to DN or L switches | 1    | 0: Switch disable; DN_L, DN will be high-Z for positive input.<br>L pull down by 10 kΩ<br>1: Switch enable                                                                                                                                                             |
| 3    | DP_R to DP or R switches | 1    | 0: Switch disable; DP_R, DP will be high-Z for positive input.<br>R pull down by 10 kΩ<br>1: Switch enable                                                                                                                                                             |

|   |                         |   |                                                                                                 |
|---|-------------------------|---|-------------------------------------------------------------------------------------------------|
| 2 | Sense to GSBUX switches | 1 | 0: Switch disable; Sense, GSBU1 and GSBU2 will be high-Z for positive input<br>1: Switch enable |
| 1 | MIC to SBUx switches    | 1 | 0: Switch disable: MIC will be high-Z for positive input.<br>1: Switch enable                   |
| 0 | AGND to SBUx switches   | 1 | 0: Switch disable: AGND will be high-Z for positive input.<br>1: Switch enable                  |

### Switch Select

Address: 05h

Reset Value: 8'b 0001\_1000

Type: Read/Write

| Bits | Name                     | Size | Description                                                |
|------|--------------------------|------|------------------------------------------------------------|
| 7    | Reserved                 | 1    | Do not use                                                 |
| 6    | SBU1_H switches          | 1    | 0: SBU1_H to SBU1 switch ON<br>1: SBU1_H to SBU2 switch ON |
| 5    | SBU2_H switches          | 1    | 0: SBU2_H to SBU2 switch ON<br>1: SBU2_H to SBU1 switch ON |
| 4    | DN_L to DN or L switches | 1    | 0: DN_L to L switch ON<br>1: DN_L to DN switch ON          |
| 3    | DP_R to DP or R switches | 1    | 0: DP_R to R switch ON<br>1: DP_R to DP switch ON          |
| 2    | Sense to GSBUX switches  | 1    | 0: Sense to GSBU1 switch ON<br>1: Sense to GSBU2 switch ON |
| 1    | MIC to SBUx switches     | 1    | 0: MIC to SBU2 switch ON<br>1: MIC to SBU1 switch ON       |
| 0    | AGND to SBUx switches    | 1    | 0: AGND to SBU1 switch ON<br>1: AGND to SBU2 switch ON     |

### Switch Status0

Address: 06h

Reset Value: 8'b 0000\_0101

Type: Read Only

| Bits  | Name                | Size | Description                                                                                                             |
|-------|---------------------|------|-------------------------------------------------------------------------------------------------------------------------|
| [7:6] | Reserved            | 2    | Do not use                                                                                                              |
| [5:4] | Sense switch status | 2    | 00: Sense switch is open/not connected<br>01: Sense connected to GSBU1<br>10: Sense connected to GSBU2<br>11: Not valid |
| [3:2] | DP_R switch status  | 2    | 00: DP_R Switch open/not connected<br>01: DP_R connected to DP<br>10: DP_R connected to R<br>11: Not valid              |
| [1:0] | DN_L switch status  | 2    | 00: DN_L switch open/not connected<br>01: DN_L connected to DN                                                          |



## DIO4482X

### USB Type-C Analog Audio Switch with Protection Function

|  |  |  |                                          |
|--|--|--|------------------------------------------|
|  |  |  | 10: DN_L connected to L<br>11: Not valid |
|--|--|--|------------------------------------------|

#### Switch Status1

Address: 07h

Reset Value: DIO4482/L: 8'b 0000\_0000

DIO4482B/LB: 8'b 0010\_0011

Type: Read Only

| Bits  | Name               | Size | Description                                                                                                                                                                                                                                  |
|-------|--------------------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| [7:6] | Reserved           | 2    | Do not use                                                                                                                                                                                                                                   |
| [5:3] | SBU2 switch status | 3    | 000: SBU2 switch is open/not connected<br>001: SBU2 connected to MIC<br>010: SBU2 connected to AGND<br>011: SBU2 connected to SBU1_H<br>100: SBU2 connected to SBU2_H<br>101: SBU2 connected both SBU1_H and SBU2_H<br>110...111: Do not use |
| [2:0] | SBU1 switch status | 3    | 000: SBU1 switch is open/not connected<br>001: SBU1 connected to MIC<br>010: SBU1 connected to AGND<br>011: SBU1 connected to SBU1_H<br>100: SBU1 connected to SBU2_H<br>101: SBU1 connected both SBU1_H and SBU2_H<br>110...111: Do not use |

#### Audio Switch Left Channel Slow Turn-on

Address: 08h

Reset Value: 8'b 0000\_0001

Type: Read/Write

| Bits  | Name                               | Size | Description             |
|-------|------------------------------------|------|-------------------------|
| [7:0] | Switch turn-on rising time setting | 8    | 11111111: 25600 $\mu$ s |
|       |                                    |      | ...                     |
|       |                                    |      | 00000001: 200 $\mu$ s   |
|       |                                    |      | 00000000: 100 $\mu$ s   |



## DIO4482X

### Audio Switch Right Channel Slow Turn-on

Address: 09h

Reset Value: 8'b 0000\_0001

Type: Read/Write

| Bits  | Name                               | Size | Description             |
|-------|------------------------------------|------|-------------------------|
| [7:0] | Switch turn-on rising time setting | 8    | 11111111: 25600 $\mu$ s |
|       |                                    |      | ...                     |
|       |                                    |      | 00000001: 200 $\mu$ s   |
|       |                                    |      | 00000000: 100 $\mu$ s   |

### MIC Switch Slow Turn-on

Address: 0Ah

Reset Value: 8'b 0000\_0001

Type: Read/Write

| Bits  | Name                               | Size | Description             |
|-------|------------------------------------|------|-------------------------|
| [7:0] | Switch turn-on rising time setting | 8    | 11111111: 25700 $\mu$ s |
|       |                                    |      | ...                     |
|       |                                    |      | 00000010: 350 $\mu$ s   |
|       |                                    |      | 00000001: 250 $\mu$ s   |
|       |                                    |      | 00000000: Not valid     |

### Sense Switch Slow Turn-on

Address: 0Bh

Reset Value: 8'b 0000\_0001

Type: Read/Write

| Bits  | Name                               | Size | Description             |
|-------|------------------------------------|------|-------------------------|
| [7:0] | Switch turn-on rising time setting | 8    | 11111111: 25600 $\mu$ s |
|       |                                    |      | ...                     |
|       |                                    |      | 00000001: 200 $\mu$ s   |
|       |                                    |      | 00000000: 100 $\mu$ s   |

### Audio Ground Switch Slow Turn-on

Address: 0Ch

Reset Value: 8'b 0000\_0001

Type: Read/Write

| Bits  | Name                               | Size | Description              |
|-------|------------------------------------|------|--------------------------|
| [7:0] | Switch turn-on rising time setting | 8    | 11111111: 179000 $\mu$ s |
|       |                                    |      | ...                      |
|       |                                    |      | 00000001: 1400 $\mu$ s   |
|       |                                    |      | 00000000: 700 $\mu$ s    |



## DIO4482X

### Timing Delay between R Switch Enable and Switch-on Order

Address: 0Dh

Reset Value: 8'b 0000\_0000

Type: Read/Write

| Bits  | Name                 | Size | Description           |
|-------|----------------------|------|-----------------------|
| [7:0] | Delay timing setting | 8    | 11111111: 102 ms      |
|       |                      |      | 11111110: 101.6 ms    |
|       |                      |      | ...                   |
|       |                      |      | 00000001: 400 $\mu$ s |
|       |                      |      | 00000000: 0 $\mu$ s   |

### Timing Delay between MIC Switch Enable and Switch-On Order

Address: 0Eh

Reset Value: 8'b 0000\_0000

Type: Read/Write

| Bits  | Name                 | Size | Description             |
|-------|----------------------|------|-------------------------|
| [7:0] | Delay timing setting | 8    | 11111111: 102 ms        |
|       |                      |      | 11111110: 101.6 $\mu$ s |
|       |                      |      | ...                     |
|       |                      |      | 00000001: 400 $\mu$ s   |
|       |                      |      | 00000000: 0 $\mu$ s     |

### Timing Delay between Sense Switch Enable and Switch-On Order

Address: 0Fh

Reset Value: 8'b 0000\_0000

Type: Read/Write

| Bits  | Name                 | Size | Description           |
|-------|----------------------|------|-----------------------|
| [7:0] | Delay timing setting | 8    | 11111111: 102 ms      |
|       |                      |      | 11111110: 101.6 ms    |
|       |                      |      | ...                   |
|       |                      |      | 00000001: 400 $\mu$ s |
|       |                      |      | 00000000: 0 $\mu$ s   |



## DIO4482X

### Timing Delay between Audio Ground Switch Enable and Switch-On Order

Address: 10h

Reset Value: 8'b 0000\_0000

Type: Read/Write

| Bits  | Name                 | Size | Description           |
|-------|----------------------|------|-----------------------|
| [7:0] | Delay timing setting | 8    | 11111111: 102 ms      |
|       |                      |      | 11111110: 101.6 ms    |
|       |                      |      | ...                   |
|       |                      |      | 00000001: 400 $\mu$ s |
|       |                      |      | 00000000: 0 $\mu$ s   |

### Audio Accessory Status

Address: 11h

Reset Value: 8'b 0000\_0010

Type: Read/Write

| Bits  | Name     | Size | Description                                      |
|-------|----------|------|--------------------------------------------------|
| [7:2] | Reserved | 6    | Do not use                                       |
| 1     | CC_IN    | 1    | 0: CC_IN < 1.2 V<br>1: CC_IN > 1.5 V             |
| 0     | DET      | 1    | 0: DET output is low<br>1: DET is output is high |

### Function Enable

Address: 12h

Reset Value: 8'b 0000\_0000

Type: Read/Write

| Bits | Name                                          | Size | Description                                                                                  |
|------|-----------------------------------------------|------|----------------------------------------------------------------------------------------------|
| 7    | Reserved                                      | 1    | Do not use                                                                                   |
| 6    | DET I/O Control                               | 1    | 1: DET pin is in Open/Drain Configuration<br>0: DET pin is in Push/Pull Configuration        |
| 5    | RES detection range setting                   | 1    | 1: 10 k to 2560 k<br>0: 1 k to 256 k                                                         |
| 4    | GPIO control enable                           | 1    | Do not use                                                                                   |
| 3    | Slow turn-on control enable                   | 1    | 1: Enable<br>0: Disable                                                                      |
| 2    | MIC auto break out control enable             | 1    | 1: Enable<br>0: Disable                                                                      |
| 1    | RES detection enable                          | 1    | 1: Enable; will be changed to '0' after low resistance detection<br>0: Disable               |
| 0    | Audio jack detection and configuration enable | 1    | 1: Enable; will be changed to '0' after audio jack detection and configuration<br>0: Disable |

When GPIO control mode (manual switch control) is enabled. 'Switch control' register is changed to read only.

**Res Detection Pin Setting**

Address: 13h

Reset Value: 8'b 0000\_0000

Type: Read/Write

| Bits  | Name                            | Size | Description                                                                                                 |
|-------|---------------------------------|------|-------------------------------------------------------------------------------------------------------------|
| [7:3] | Reserved                        | 5    | Do not use                                                                                                  |
| [2:0] | Resistance detection pin select | 3    | 000: CC_IN<br>001: DP_R<br>010: DN_L<br>011: SBU1<br>100: SBU2<br>101: Do not use<br>...<br>111: Do not use |

Recommend user to select the pin first before setting the RES detection pin enabled.

**RES Value**

Address: 14h

Reset Value: 8'b 1111\_1111

Type: Read Clear

| Bits  | Name                      | Size | Description                                                                                                                                                               |
|-------|---------------------------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| [7:0] | Detected resistance value | 8    | Selection by 1 k $\Omega$ per step if Reg 12h[5]=0,<br>Selection by 10 k $\Omega$ per step if Reg 12h[5]=1<br>0000_0000 : R < 1 k/10 k<br>...<br>1111_1111: R > 300 K/3 M |

**Res Detection Threshold**

Address: 15h

Reset Value: 8'b 0001\_0110

Type: Read/Write

| Bits  | Name                    | Size | Description                                                                                                                                                                                                                                  |
|-------|-------------------------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| [7:0] | RES detection threshold | 8    | Selection by 1 k $\Omega$ per step if Reg 12h[5] = 0,<br>Selection by 10 k $\Omega$ per step if Reg 12h[5] = 1<br>Default value = 22 k $\Omega$<br>0000_0000:1 k $\Omega$ /10 k $\Omega$<br>...<br>1111_1111:256 k $\Omega$ /2560 k $\Omega$ |



## DIO4482X

### Res Detection Interval

Address: 16h

Reset Value: 8'b 0000\_0100

Type: Read/Write

| Bits  | Name                        | Size | Description                                        |
|-------|-----------------------------|------|----------------------------------------------------|
| [7:4] | Reserved                    | 4    | Do not use                                         |
| [3:2] | RES detection duration time | 2    | 00: Reserved<br>01: 5 ms<br>10: 10 ms<br>11: 20 ms |
| [1:0] | RES detection interval      | 2    | 00: Single<br>01: 100 ms<br>10: 1 s<br>11: 10 s    |

### Audio Jack Status

Address: 17h

Reset Value: 8'b 0000\_0001

Type: Read

| Bits  | Name               | Size | Description                                              |
|-------|--------------------|------|----------------------------------------------------------|
| [7:4] | Reserved           | 4    | Do not use                                               |
| 3     | 4 pole             | 1    | 1: 4 pole SBU2 to MIC, SBU1 to audio ground<br>0: others |
| 2     | 4 pole             | 1    | 1: 4 pole SBU1 to MIC, SBU2 to audio ground<br>0: others |
| 1     | 3 pole             | 1    | 1: 3 pole<br>0: others                                   |
| 0     | No audio accessory | 1    | 1: No audio accessory<br>0: Reserved                     |

### RES Detection/Audio Jack Detection Interrupt Flag

Address: 18h

Reset Value: 8'b 0000\_0000

Type: Read Clear

| Bits  | Name                                   | Size | Description                                                                                                          |
|-------|----------------------------------------|------|----------------------------------------------------------------------------------------------------------------------|
| [7:3] | Reserved                               | 5    | Do not use                                                                                                           |
| 2     | Audio jack detection and configuration | 1    | 0: Audio jack detection and configuration has not occurred<br>1: Audio jack detection and configuration has occurred |
| 1     | Low resistance occurred                | 1    | 0: Low resistance has not occurred<br>1: Low resistance has occurred                                                 |
| 0     | Low resistance detection               | 1    | 0: Low resistance has not occurred<br>1: Low resistance has occurred                                                 |



## DIO4482X

### RES/Audio Jack Detection Interrupt Mask

Address: 19h

Reset Value: 8'b 0000\_0000

Type: Read/Write

| Bits  | Name                                   | Size | Description                                                           |
|-------|----------------------------------------|------|-----------------------------------------------------------------------|
| [7:3] | Reserved                               | 5    | Do not use                                                            |
| 2     | Audio jack detection and configuration | 1    | 1: Mask audio jack detection and configuration has occurred interrupt |
| 1     | Low resistance occurred                | 1    | 1: Low resistance has occurred interrupt                              |
| 0     | Low resistance detection               | 1    | 1: Low resistance detection has occurred interrupt                    |

### MIC Detection Threshold Data0

Address: 1Ch

Reset Value: 8'b 0010\_0000

Type: Read/Write

| Bits  | Name                          | Size | Description                                        |
|-------|-------------------------------|------|----------------------------------------------------|
| [7:0] | MIC detection threshold DATA0 | 8    | MIC detection threshold DATA0<br>0010_0000: 300 mV |

### MIC Detection Threshold Data1

Address: 1Dh

Reset Value: 8'b 1111\_1111

Type: Read/Write

| Bits  | Name                          | Size | Description                                       |
|-------|-------------------------------|------|---------------------------------------------------|
| [7:0] | MIC detection threshold DATA1 | 8    | MIC detection threshold DATA1<br>1111_1111: 2.4 V |

### I<sup>2</sup>C Reset

Address: 1Eh

Reset Value: 8'b 0000\_0000

Type: W/C

| Bits  | Name                   | Size | Description                             |
|-------|------------------------|------|-----------------------------------------|
| [7:1] | Reserved               | 7    | Reserved                                |
| 0     | I <sup>2</sup> C reset | 1    | 0: default<br>1: I <sup>2</sup> C reset |



## DIO4482X

### Current Source Setting

Address: 1Fh

Reset Value: 8'b 0000\_0111

Type: Read/Write

| Bits  | Name                   | Size | Description                                                                   |
|-------|------------------------|------|-------------------------------------------------------------------------------|
| [7:4] | Reserved               | 4    | Reserved                                                                      |
| [3:0] | Current source setting | 4    | 1111: 1500 $\mu$ A<br>0111: 700 $\mu$ A<br>0001: 100 $\mu$ A<br>0000: Invalid |

### Timing Delay between L Switch Enable and Switch-On Order

Address: 20h

Reset Value: 8'b 0000\_0000

Type: Read/Write

| Bits  | Name                 | Size | Description           |
|-------|----------------------|------|-----------------------|
| [7:0] | Delay timing setting | 8    | 11111111: 102 ms      |
|       |                      |      | 11111110: 101.6 ms    |
|       |                      |      | ...                   |
|       |                      |      | 00000001: 400 $\mu$ s |
|       |                      |      | 00000000: 0 $\mu$ s   |

## Application Information

### Over-Voltage Protection

DIO4482/B/L/LB feature over-voltage protection (OVP) on the receptacle side pins that turns off the internal signal routing path if the voltage exceeds the OVP threshold. If OVP occurs, pin INT will be pulled down, which is an open-drain output pin. Flag register 0×02h and 0×03h will indicate which pin had an OVP event.

### Headset Detection

The DIO4482/B/L/LB integrates the headset unplug detection function by detecting the CC\_IN voltage. The function will be active when the device is enabled. Output pin DET will be high when CC\_IN is low (CC\_IN < 1.2 V), and DET will be low when CC\_IN = High (CC\_IN > 1.5 V).

|               | Device Disable | Device Enable |
|---------------|----------------|---------------|
| CC_IN < 1.2 V | DET = 0        | DET = 1       |
| CC_IN > 1.5 V | DET = 0        | DET = 0       |

### MIC Switch Auto-off Function


The function is active during control bit 0×12h bit [2] = 1. When CC\_IN is changed from low to high and L, R, and AGND switches are under ON status, the MIC switch will be off and the receptacle side pin will be pulled to the ground for 50 μs first. Then it shows that the high-Z status under the MIC switch is set to ON status.

### Audio Jack Detection and Configuration

The function is active when control bit 0×12h bit [0] = 1. When the headset is inserted, the DIO4482/B/L/LB can detect OMTP, CTIA, or 3-pole headset and configure pinout automatically. During detection and configuration, the R, L, Sense, MIC, and Audio ground switches will be off. After detection and configuration, R, L, MIC, Sense, and AGND switches will turn on according to detection results and timing control settings.

### Moisture Detection

The function is active during control bit 0×12h bit [1] = 1. It will monitor the resistance between receptacle side pins and the ground. The resistance detection pin can be selected by register 0×13h. During moisture detection, the switch, which is monitored, will be off. The detection result will be saved in the resistance flag register 0×14h. The measurement threshold could be from 200 k to 1 MΩ, which is configured by the internal register. The detection interval can be set at single, 100 ms, 1 s, or 10 s by register 0×16h.




### Manual Switch Control

The function is active during control bit 0x12h bit [4] = 1 and 0x04h = FF. It will provide manual control for the device. During this configuration, ADDR and INT pins will be set as a logic control input.

| Power | ENN | ADDR | INT | SENSE Switch            | Headset Detection | USB Switch                      | Audio Switch                  | MIC/Audio GND Switch                  | SBU by Pass Switch                            |
|-------|-----|------|-----|-------------------------|-------------------|---------------------------------|-------------------------------|---------------------------------------|-----------------------------------------------|
| OFF   | X   | X    | X   | OFF                     | OFF               | OFF                             | OFF                           | OFF                                   | OFF                                           |
| ON    | H   | X    | X   | OFF                     | OFF               | OFF                             | OFF                           | OFF                                   | OFF                                           |
| ON    | L   | 0    | 0   | OFF                     | OFF               | ON:<br>DP_R to DP<br>DN_L to DN | OFF                           | OFF                                   | ON:<br>SBU1 to<br>SBU1_H<br>SBU2 to<br>SBU2_H |
| ON    | L   | 0    | 1   | OFF                     | OFF               | ON:<br>DP_R to DP<br>DN_L to DN | OFF                           | OFF                                   | ON:<br>SBU1 to<br>SBU2_H<br>SBU2 to<br>SBU1_H |
| ON    | L   | 1    | 0   | ON<br>GSBU2 to<br>SESNE | ON                | OFF                             | ON:<br>DP_R to R<br>DN_L to L | ON:<br>SBU1 to MIC<br>SBU2 to<br>AGND | OFF                                           |
| ON    | L   | 1    | 1   | ON<br>GSBU1 to<br>SESNE | ON                | OFF                             | ON:<br>DP_R to R<br>DN_L to L | ON:<br>SBU2 to MIC<br>SBU1 to<br>AGND | OFF                                           |

### I<sup>2</sup>C Interface


The DIO4482/B/L/LB includes a full I<sup>2</sup>C slave controller. The I<sup>2</sup>C slave fully complies with the I<sup>2</sup>C specification version 2.1 requirements. This block is designed for fast mode, 400 kHz signals. Examples of an I<sup>2</sup>C write and read sequence are respectively shown in the figures below.



#### Note:

(1) Single-byte read is initiated by the master with P immediately following the first data byte.

**Figure 3. I<sup>2</sup>C write example**




### Note:

(1) If the register is not specified, the master will begin reading from current register. In this case, only the sequence showing in the red bracket is needed.


|                                                                                   |                      |          |                       |           |                            |           |                |
|-----------------------------------------------------------------------------------|----------------------|----------|-----------------------|-----------|----------------------------|-----------|----------------|
|  | From Master to Slave | <b>S</b> | Start Condition       | <b>NA</b> | NOT Acknowledge (SDA High) | <b>RD</b> | Read = 1       |
|  | From Slave to Master | <b>A</b> | Acknowledge (SDA Low) | <b>WR</b> | Write = 0                  | <b>P</b>  | Stop Condition |

**Figure 4. I<sup>2</sup>C read example**


### Physical Dimensions: WLCSP-25



TOP VIEW  
(MARK SIDE)



BOTTOM VIEW  
(BALL SIDE)



SIDE VIEW

| Common Dimensions<br>(Units of measure = Millimeter) |           |       |       |
|------------------------------------------------------|-----------|-------|-------|
| Symbol                                               | Min       | Nom   | Max   |
| A                                                    | 0.547     | 0.586 | 0.625 |
| A1                                                   | 0.190     | 0.210 | 0.230 |
| A2                                                   | 0.351     | 0.376 | 0.401 |
| D                                                    | 2.250     | 2.280 | 2.310 |
| D1                                                   | 1.600 BSC |       |       |
| E                                                    | 2.210     | 2.240 | 2.270 |
| E1                                                   | 1.600 BSC |       |       |
| b                                                    | 0.238     | 0.258 | 0.278 |
| e                                                    | 0.400 BSC |       |       |
| x1                                                   | 0.320 REF |       |       |
| x2                                                   | 0.320 REF |       |       |
| y1                                                   | 0.340 REF |       |       |
| y2                                                   | 0.340 REF |       |       |

## CONTACT US

**D**ioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as, cell phone, handheld products, laptop, and medical equipment and so on. Dioo's product families include analog signal processing and amplifying, LED drivers and charger IC. Go to <http://www.dioo.com> for a complete list of Dioo product families.

For additional product information, or full datasheet, please contact our sales department or representatives.